HD6432345 Datasheet, PDF (182/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

Full access
T₁
T₂
Burst access
T₁
T₁
ø
Address bus
Only lower address changed
CS0
AS
RD
Data bus
Read data Read data Read data
Figure 6.15 (b) Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 0)
6.5.3 Wait Control
As with the basic bus interface, either program wait insertion or pin wait insertion using the WAIT
pin can be used in the initial cycle (full access) of the burst ROM interface. See section 6.4.5, Wait
Control.
Wait states cannot be inserted in a burst cycle.
163