HD6432345 Datasheet, PDF (676/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

ø
NMI
t_NMIS
t_NMIH
t_NMIW
IRQi
(i= 0 to 2)
IRQ
Edge input
IRQ
Level input
t_IRQS
t_IRQW
t_IRQH
t_IRQS
Figure 20.10 Interrupt Input Timing
20.3.3 Bus Timing
The bus timing is shown below.
Basic Bus Timing (Two-State Access): Figure 20.11 shows the basic bus timing for external two-
state access.
Basic Bus Timing (Three-State Access): Figure 20.12 shows the basic bus timing for external
three-state access.
Basic Bus Timing (Three-State Access with One Wait State): Figure 20.13 shows the basic bus
timing for external three-state access with one wait state.
Burst ROM Access Timing (Two-State Access): Figure 20.14 shows the burst ROM access
timing for two-state access.
Burst ROM Access Timing (One-State Access): Figure 20.15 shows the burst ROM access
timing for one-state access.
External Bus Release Timing: Figure 20.16 shows the external bus release timing.
667