HD6432345 Datasheet, PDF (667/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

Control Signal Timing: Table 20.15 lists the control signal timing.
Table 20.15 Control Signal Timing
Condition A: V_CC = AV_CC = 2.7 to 5.5 V, V_ref = 2.7 V to AV_CC, V_SS = AV_SS = 0 V,
ø = 2 to 10 MHz, T_a = –20 to +75°C (regular specifications),
T_a = –40 to +85°C (wide-range specifications)
Condition B: V_CC = AV_CC = 5.0 V ± 10%, V_ref = 4.5 V to AV_CC, V_SS = AV_SS = 0 V,
ø = 2 to 20 MHz, T_a = –20 to +75°C (regular specifications),
T_a = –40 to +85°C (wide-range specifications)
Item
RES setup time
RES pulse width
NMI reset setup time
NMI reset hold time
NMI setup time
NMI hold time
NMI pulse width (exiting
software standby mode)
IRQ setup time
IRQ hold time
IRQ pulse width (exiting
software standby mode)
Condition A
Symbol Min Max
t _RESS
t _RESW
t _NMIRS
t _NMIRH
t _NMIS
t _NMIH
t _NMIW
200 —
20 —
250 —
200 —
250 —
10 —
200 —
Condition B
Min Max Unit
200 — ns
20
—
t _cyc
200 — ns
200 — ns
150 — ns
10 — ns
200 — ns
Test Conditions
Figure 20.9
Figure 20.10
t _IRQS
t _IRQH
t _IRQW
250 —
10 —
200 —
150 — ns
10 — ns
200 — ns
658