HD6432345 Datasheet, PDF (288/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

Table 8.20 Port F Pin Functions (cont)
Pin
PF₀/BREQ/IRQ0
Selection Method and Pin Functions
The pin function is switched as shown below according to the operating mode,
and the BRLE bit in BCRL and PF0DDR bit.
Operating
Mode
Modes 1, 2, 4, 5, 6*¹
Modes 3 and 7*¹
BRLE
0
1
—
PF0DDR
0
1
—
0
1
Pin function
PF₀
PF₀
BREQ
PF₀
PF₀
input pin output pin input pin input pin output pin
IRQ0 interrupt input pin*²
Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version.
Modes 2, 3, 6, and 7 are not available on the ROMless version.
2. When this pin is used as an external interrupt input, the pin function
should be set as a port (PF₀) input pin.
8.12 Port G
8.12.1 Overview
Port G is a 5-bit I/O port. Port G pins also function as bus control signal output pins (CS0 to CS3).
The A/D converter input pin (ADTRG), and interrupt input pins (IRQ6, IRQ7). The interrupt input
pins (IRQ6, IRQ7) are Schmitt-triggered inputs.
Figure 8.24 shows the port G pin configuration.
271