English
Language : 

SH7203 Datasheet, PDF (137/1686 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 4 Clock Pulse Generator (CPG)
Clock
Operating FRQCR
Mode
Setting*1
PLL
Frequency
Multiplier
PLL
Circuit
Ratio of
Internal Clock
Frequencies
(I:B:P)*2
Input Clock*3
Selectable Frequency Range (MHz)
Output Clock Internal Clock
Peripheral
(CKIO Pin)
(Iφ)
Bus Clock (Bφ) Clock (Pφ)
2
H'x206
ON (× 16) 4:1:1/3
40 to 50
⎯
160 to 200
40 to 50
13.33 to 16.67
H'x215
ON (× 16) 2:1:1/2
40 to 50
⎯
80 to 100
40 to 50
20 to 25
H'x216
ON (× 16) 2:1:1/3
40 to 50
⎯
80 to 100
40 to 50
13.33 to 16.67
3
H'x003
ON (× 8)
2:1:1/2
48
48
96
48
24
H'x004
ON (× 8)
2:1:1/3
48
48
96
48
16
H'x005
ON (× 8)
2:1:1/4
48
48
96
48
12
H'x006
ON (× 8)
2:1:1/6
48
48
96
48
8
H'x104
ON (× 12) 3:1:1/2
48
48
144
48
24
H'x106
ON (× 12) 3:1:1/4
48
48
144
48
12
H'x205
ON (× 16) 4:1:1/2
48
48
192
48
24
H'x206
ON (× 16) 4:1:1/3
48
48
192
48
16
H'x215
ON (× 16) 2:1:1/2
48
48
96
48
24
H'x216
ON (× 16) 2:1:1/3
48
48
96
48
16
Notes:
1. x in the FRQCR register setting depends on the set value in bits 12 and 13.
2. The ratio of clock frequencies, where the input clock frequency is assumed to be 1.
3. In mode 0 or 1, the frequency of the EXTAL pin input clock or the crystal resonator
In mode 2, the frequency of the CKIO pin input clock.
In mode 3, the frequency of the USB_X1 pin input clock or the crystal resonator
Cautions: 1. The frequency of the internal clock is as follows:
In mode 0 the frequency on the EXTAL pin × the frequency-multiplier of the PLL
circuit × the divisor of the divider 1
In mode 1 (the frequency on the EXTAL pin × 1/2) × the frequency-multiplier of
the PLL circuit × the divisor of the divider 1
In mode 2 (the frequency on the CKIO pin × 1/4) × the frequency-multiplier of
the PLL circuit × the divisor of the divider 1
In mode 3 (the frequency on the USB_X1pin × 1/4) × the frequency-multiplier of
the PLL circuit × the divisor of the divider 1
The frequency of the internal clock should not be set lower than the frequency on the
CKIO pin.
Rev. 2.00 Apr. 16, 2008 Page 107 of 1652
REJ09B0313-0200