English
Language : 

D12320VF25V Datasheet, PDF (759/1146 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Section 17 ROM
On-Chip RAM Address Map when Programming/Erasing Is Executed: Parts of the procedure
program that are made by the user, like download request, programming/erasing procedure, and
judgement of the result, must be executed in the on-chip RAM. The on-chip program that is to be
downloaded is all in the on-chip RAM. Note that area in the on-chip RAM must be controlled so
that these parts do not overlap.
Figure 17.69 shows the program area to be downloaded.
Area to be downloaded
(Size: 4 kbytes)
Unusable area in
programming/erasing
processing period
<On-chip RAM>
Area that can be
used by user
Address
RAMTOP(H'FFBC00)
DPFR (Return value: 1 byte)
System use area
(15 bytes)
FTDAR setting
Programming/erasing entry
FTDAR setting+16
Initialization process entry
FTDAR setting+32
Initialization + programming
program or Initialization +
erasing program
Area that can be
used by user
RAM emulation area
or area that can be
used by user
Area that can be
used by user
FTDAR setting+4k
H'FFDC00
H'FFEC00
RAMEND(H'FFFBFF)
Figure 17.69 RAM Map when Programming/Erasing is Executed
Rev.7.00 Feb. 14, 2007 page 725 of 1108
REJ09B0089-0700