D12320VF25V Datasheet, PDF (731/1146 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Section 17 ROM
Table 17.49 Register/Parameter and Target Mode
Initiali- Program-
RAM
Download zation ming
Erasure Read Emulation
Programming/
erasing interface
registers
FCCS
FPCS
PECS
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
FKEY
—
—
—
FMATS —
—
*¹
*¹
*² _—
Programming/ FPFR
erasing interface _{FPEFEQ —}
parameter
FMPAR —
—
—
—
—
—
—
—
—
—
—
FMPDR —
—
—
—
—
FEBS
—
—
—
—
—
RAM emulation RAMER —
—
—
—
—
Notes: 1. The setting is required when programming or erasing user MAT in user boot mode.
2. The setting may be required according to the combination of initiation mode and read
target MAT.
17.23 Register Description of Flash Memory
17.23.1 Programming/Erasing Interface Register
The programming/erasing interface registers are as described below. They are all 8-bit registers
that can be accessed in byte. Except for the FLER bit in FCCS, these registers are initialized at a
power-on reset, in hardware standby mode, or in software standby mode. The FLER bit is not
initialized in software standby mode.
Rev.7.00 Feb. 14, 2007 page 697 of 1108
REJ09B0089-0700