D12320VF25V Datasheet, PDF (300/1146 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Section 8 I/O Ports
8.8.2 Register Configuration
Table 8.13 shows the port C register configuration.
Table 8.13 Port C Registers
Name
Abbreviation R/W
Port C data direction register
PCDDR
W
Port C data register
PCDR
R/W
Port C register
PORTC
R
Port C MOS pull-up control register PCPCR
R/W
Note: * Lower 16 bits of the address.
Initial Value
H'00
H'00
Undefined
H'00
Address^*
H'FEBB
H'FF6B
H'FF5B
H'FF72
Port C Data Direction Register (PCDDR)
Bit
:
7
6
5
4
3
2
1
0
PC7DDR PC6DDR PC5DDR PC4DDR PC3DDR PC2DDR PC1DDR PC0DDR
Initial value :
0
0
0
0
0
0
0
0
R/W
:W
W
W
W
W
W
W
W
PCDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.
PCDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in
software standby mode. The OPE bit in SBYCR is used to select whether the address output pins
retain their output state or become high-impedance when a transition is made to software standby
mode.
• Modes 4 and 5
The corresponding port C pins are address outputs irrespective of the value of the PCDDR bits.
• Mode 6*
Setting PCDDR bits to 1 makes the corresponding port C pin address outputs, while clearing
the bits to 0 makes the pins input ports.
• Mode 7*
Setting PCDDR bits to 1 makes the corresponding port C pins an output ports, while clearing
the bits to 0 makes the pins input ports.
Note: * Modes 6 and 7 are not available in the ROMless versions.
Rev.7.00 Feb. 14, 2007 page 266 of 1108
REJ09B0089-0700