D12320VF25V Datasheet, PDF (618/1146 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Section 17 ROM
17.5.2 Flash Memory Control Register 2 (FLMCR2)
Bit
:
7
6
5
4
3
2
1
0
FLER
—
—
—
—
—
—
—
Initial value :
0
0
0
0
0
0
0
0
R/W
:R
—
—
—
—
—
—
—
FLMCR2 is an 8-bit register that controls the flash memory operating modes. FLMCR2 is
initialized to H'00 by a reset, and in hardware standby mode and software standby mode.
When on-chip flash memory is disabled, a read will return H'00 and writes are invalid.
Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an operation on
flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-
protection state.
Bit 7
FLER
0
1
Description
Flash memory is operating normally
Flash memory program/erase protection (error protection) is disabled
[Clearing condition]
Reset or hardware standby mode
An error has occurred during flash memory programming/erasing
Flash memory program/erase protection (error protection) is enabled
[Setting condition]
See section 17.8.3, Error Protection
(Initial value)
Bits 6 to 0—Reserved: These bits cannot be modified and are always read as 0.
Rev.7.00 Feb. 14, 2007 page 584 of 1108
REJ09B0089-0700