 English |
|
|
|
|
|
|
|
| HD64F3048VTF8 Datasheet, PDF (723/903 Pages) Renesas Technology Corp – Hardware Manual Renesas 8-Bit Single-Chip | |||
| |||
| ◁ |
Section 21 Electrical Characteristics
Ï
A9 to A1
AS
CS3 (RAS)
RD (CAS)
HWR (UW),
LWR (LW)
RFSH
T1
T2
tASD
tCSR
tASD
tRAD2
tRAD2
tCSR
T3
tSD
tRAD3
tSD
tRAD3
Figure 21.11 DRAM Bus Timing (Refresh Cycle): Three-State Access
â 2WE Mode â
Ï
CS3 (RAS)
RD (CAS)
RFSH
tCSR
tCSR
Figure 21.12 DRAM Bus Timing (Self-Refresh Mode)
â 2WE Mode â
Rev. 3.00 Sep 27, 2006 page 695 of 872
REJ09B0325-0300
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese