|
HD6417727BP160CV Datasheet, PDF (130/1098 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family/ SH7700 Series | |||
|
◁ |
Section 2 CPU
Instruction
DMULU.L Rm,Rn
DT
Rn
EXTS.B Rm,Rn
EXTS.W Rm,Rn
EXTU.B Rm,Rn
EXTU.W Rm,Rn
MAC.L @Rm+,@Rn+
MAC.W @Rm+,@Rn+
MUL.L Rm,Rn
MULS.W Rm,Rn
MULU.W Rm,Rn
NEG Rm,Rn
NEGC Rm,Rn
SUB Rm,Rn
SUBC Rm,Rn
SUBV Rm,Rn
Operation
Code
Unsigned operation of 0011nnnnmmmm0101
Rn à Rm â MACH,
MACL 32 Ã 32 â 64 bits
Rn â 1 â Rn, if Rn =
0, 1 â T, else 0 â T
0100nnnn00010000
A byte in Rm is sign-
extended â Rn
0110nnnnmmmm1110
A word in Rm is sign-
extended â Rn
0110nnnnmmmm1111
A byte in Rm is zero-
extended â Rn
0110nnnnmmmm1100
A word in Rm is zero-
extended â Rn
0110nnnnmmmm1101
Signed operation of (Rn)
à (Rm) + MAC â MAC,
Rn + 4 â Rn,
Rm + 4 â Rm,
32 Ã 32 + 64 â 64 bits
0000nnnnmmmm1111
Signed operation of (Rn)
à (Rm) + MAC â MAC,
Rn + 2 â Rn,
Rm + 2 â Rm,
16 Ã 16 + 64 â 64 bits
0100nnnnmmmm1111
Rn à Rm â MACL,
32 Ã 32 â 32 bits
0000nnnnmmmm0111
Signed operation of Rn
à Rm â MACL,
16 Ã 16 â 32 bits
0010nnnnmmmm1111
Unsigned operation of
Rn à Rm â MACL,
16 Ã 16 â 32 bits
0010nnnnmmmm1110
0âRm â Rn
0110nnnnmmmm1011
0âRmâT â Rn,
Borrow â T
0110nnnnmmmm1010
RnâRm â Rn
0011nnnnmmmm1000
RnâRmâT â Rn,
Borrow â T
0011nnnnmmmm1010
RnâRm â Rn,
Underflow â T
0011nnnnmmmm1011
Privileged
Mode
Cycles T Bit
â
2
â
(to 5)*1
â
1
Comparison
result
â
1
â
â
1
â
â
1
â
â
1
â
â
2
â
(to 5)*1
â
2
â
(to 5)*1
â
2
â
(to 5)*1
â
1
â
(to 3)*2
â
1
â
(to 3)*2
â
1
â
â
1
Borrow
â
1
â
â
1
Borrow
â
1
Underflow
Rev.6.00 Mar. 27, 2009 Page 72 of 1036
REJ09B0254-0600
|
▷ |