TCI6636K2H Datasheet, PDF (87/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 6-1
Device Memory Map Summary for TCI6636K2H (Part 7 of 12)
Physical 40 bit Address
Start
End
Bytes
ARM View
DSP View
SOC View
00 0252 0400
00 0253 0000
00 0252 FFFF
00 0253 007F
64K-1K
128
Reserved
I²C0
Reserved
I²C0
Reserved
I²C0
00 0253 0080
00 0253 0400
00 0253 03FF
00 0253 047F
1K-128
128
Reserved
I²C1
Reserved
I²C1
Reserved
I²C1
00 0253 0480
00 0253 0800
00 0253 07FF
00 0253 087F
1K-128
128
Reserved
I²C2
Reserved
I²C2
Reserved
I²C2
00 0253 0880 00 0253 0BFF 1K-128
Reserved
Reserved
Reserved
00 0253 0C00 00 0253 0C3F 64
UART0
UART0
UART0
00 0253 0C40 00 0253 FFFF 1K-64
Reserved
Reserved
Reserved
00 0253 1000 00 0253 103F 64
UART1
UART1
UART1
00 0253 1040 00 0253 FFFF 60K-64
Reserved
Reserved
Reserved
00 0254 0000 00 0255 FFFF 128K
BCP
BCP
BCP
00 0256 0000 00 0257 FFFF 128K
ARM CorePac INTC (GIC400)
Memory Mapped Registers
ARM CorePac INTC (GIC400)
Memory Mapped Registers
ARM CorePac INTC (GIC400)
Memory Mapped Registers
00 0258 0000 00 025F FFFF 512K
TAC
TAC
TAC
00 0260 0000 00 0260 1FFF 8K
Secondary interrupt controller
(INTC) 0
Secondary interrupt controller Secondary interrupt controller
(INTC) 0
(INTC) 0
00 0260 2000 00 0260 3FFF 8K
Reserved
Reserved
Reserved
00 0260 4000 00 0260 5FFF 8K
Secondary interrupt controller
(INTC) 1
Secondary interrupt controller Secondary interrupt controller
(INTC) 1
(INTC) 1
00 0260 6000 00 0260 7FFF 8K
Reserved
Reserved
Reserved
00 0260 8000 00 0260 9FFF 8K
Secondary interrupt controller
(INTC) 2
Secondary interrupt controller Secondary interrupt controller
(INTC) 2
(INTC) 2
00 0260 A000 00 0260 BEFF 8K-256
Reserved
Reserved
Reserved
00 0260 BF00 00 0260 BFFF 256
GPIO Config
GPIO Config
GPIO Config
00 0260 C000 00 0261 BFFF 64K
Reserved
Reserved
Reserved
00 0261 C000 00 0261 FFFF 16K
Reserved
Reserved
Reserved
00 0262 0000 00 0262 0FFF 4K
BOOTCFG chip-level registers
BOOTCFG chip-level registers BOOTCFG chip-level registers
00 0262 1000 00 0262 FFFF 60K
Reserved
Reserved
Reserved
00 0263 0000 00 0263 FFFF 64K
USB PHY Config
USB PHY Config
USB PHY Config
00 0264 0000 00 0264 07FF 2K
Semaphore Config
Semaphore Config
Semaphore Config
00 0264 0800 00 0264 FFFF 62K
Reserved
Reserved
Reserved
00 0265 0000 00 0267 FFFF 192K
Reserved
Reserved
Reserved
00 0268 0000 00 0268 FFFF 512K
USB MMR Config
USB MMR Config
USB MMR Config
00 0270 0000 00 0270 7FFF 32K
EDMA channel controller (TPCC) 0 EDMA channel controller (TPCC) EDMA channel controller
0
(TPCC) 0
00 0270 8000 00 0270 FFFF 32K
EDMA channel controller (TPCC) 4 EDMA channel controller (TPCC) EDMA channel controller
4
(TPCC) 4
00 0271 0000 00 0271 FFFF 64K
Reserved
Reserved
Reserved
00 0272 0000 00 0272 7FFF 32K
EDMA channel controller (TPCC) 1 EDMA channel controller (TPCC) EDMA channel controller
1
(TPCC) 1
00 0272 8000 00 0272 FFFF 32K
EDMA channel controller (TPCC) 3 EDMA channel controller (TPCC) EDMA channel controller
3
(TPCC) 3
00 0273 0000 00 0273 FFFF 64K
Reserved
Reserved
Reserved
00 0274 0000 00 0274 7FFF 32K
EDMA channel controller (TPCC) 2 EDMA channel controller (TPCC) EDMA channel controller
2
(TPCC) 2
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Memory, Interrupts, and EDMA for TCI6636K2H 87