TCI6636K2H Datasheet, PDF (197/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

Figure 7-6 TeraNet 3P_B
From TeraNet_3P_A
6636
TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
TNet_3P_N
CPU/3
TNet_3P_D
CPU/3
TNet_3P_F
CPU/3
TNet_3P_E
CPU/3
TNet_3P_G
CPU/3
MPU_11
To TeraNet_6P_B
S
CP_T0-T8
(MSMC)
S ^{CP_T (´ 23)}
S
SRIO
S
TAC
S ^{BCP CFG}
S
NetCP
S
AIF2
S ^TCP3d_0
S ^TCP3d_1
S ^VCP2_0
S ^VCP2_1
S ^VCP2_2
S ^VCP2_3
S ^FFTC_0
S ^FFTC_1
S ^FFTC_2
S ^FFTC_3
Bridge 20
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
System Interconnect 197