English
Language : 

TCI6636K2H Datasheet, PDF (212/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
8.1.2.2 Device Configuration Field
The device configuration fieldsDEVSTAT[16:1] are used to configure the boot peripheral and, therefore, the bit
definitions depend on the boot mode.
8.1.2.2.1 Sleep Boot Mode Configuration
Figure 8-2 Sleep Boot Mode Configuration Fields
DEVSTAT Boot Mode Pins ROM Mapping
16 15 14 13 12 11 10
9
8
7
6
5
4
321
X
X
0 ARMen SYSEN
ARM PLL Cfg
Boot
Master
Sys PLL Config
Min
000
0
Lendian
Table 8-4
Sleep Boot Configuration Field Descriptions
Bit Field
Description
16-15 Reserved
Reserved
14
Boot Devices Boot Device- used in conjunction with Boot Devices [Used in conjunction with bits 3-1]
0 = Sleep (default)
Others = Other boot modes
13
ARMen
Enable the ARM PLL
0 = PLL disabled
1 = PLL enabled
12
SYSEN
Enable the System PLL
0 = PLL disabled (default)
1 = PLL enabled
11-9 ARM PLL Setting The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device.
Table 8-27 shows settings for various input clock frequencies.
8
Boot Master
Boot Master select
0 = ARM is boot master
1 = C66x is boot master
7-5 SYS PLL Setting The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device.
Table 8-27 shows settings for various input clock frequencies.
4
Min
Minimum boot configuration select bit.
0 = Minimum boot pin select disabled
1 = Minimum boot pin select enabled.
When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for
configuration bits with a "(default)" tag added in the description column).
When Min = 0, all fields must be independently configured.
3-1 Boot Devices Boot Devices[3:1] used in conjunction with Boot Device [14]
000 = Sleep
Others = Other boot modes
0
Lendian
End of Table 8-4
Endianess (device)
0 = Big endian
1 = Little endian
212 Device Boot and Configuration
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback