TCI6636K2H Datasheet, PDF (203/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

Table 7-4
TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Configuration Space Interconnect -Section 2 (Part 2 of 2)
Slaves
Masters
EDMA3_TC0_RD 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13
EDMA3_TC0_WR 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13
EDMA3_TC1_RD - 14 - - 14 14 14 14 14 14 14 14 14 14 - - - - - - - - - - - - - -
EDMA3_TC1_WR - - - - 14 14 14 14 14 14 14 14 14 14 - - - - - - - - - - - - - -
EDMA4_CC_TR
----------------------------
EDMA4_TC0_RD - 12 - - 12 12 12 12 12 12 12 12 12 12 - - - - - - - - - - - - - -
EDMA4_TC0_WR - - - - 12 12 12 12 12 12 12 12 12 12 - - - - - - - - - - - - - -
EDMA4_TC1_RD - 12 - - 12 12 12 12 12 12 12 12 12 12 - - - - - - - - - - - - - -
EDMA4_TC1_WR - - - - 12 12 12 12 12 12 12 12 12 12 - - - - - - - - - - - - - -
FFTC_0
12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FFTC_1
12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FFTC_2
12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FFTC_3
12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
HyperLink0_Master 12 - 12 12 12 12 12 12 12 12 12 12 12 12 12 - 12 12 12 12 12 12 12 12 12 12 12 12
HyperLink1_Master 12 - 12 12 12 12 12 12 12 12 12 12 12 12 12 - 12 12 12 12 12 12 12 12 12 12 12 12
MSMC_SYS
YYYYYYYYYYYYYYYYYYYYYYYYYYYY
NETCP
----------------------------
PCIE
12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 - 12 12 12 12 12 12 12 12 12 12 12 12
QM_Master1
- - - - 12 - 12 - 12 - 12 - 12 - - - - - - - - - - - - - - -
QM_Master2
- - - - 12 - 12 - 12 - 12 - 12 - - - - - - - - - - - - - - -
QM_SEC
- - - - - - - - - - - - - - - - - - - - - 12 - - - - - -
RAC_(0-1)_BE0
----------------------------
RAC_(0-1)_BE1
----------------------------
SRIO
14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 - 14 14 14 14 14 14 14 14 14 14 14 14
SRIO Packet DMA - - - - - - - - - - - - - - - - - - - - - - - - - - - -
TAC_FEI_(0-2)
----------------------------
USB
- 12 - - - - - - - - - - - - - - - - - - - - - - - - - -
End of Table 7-4
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
System Interconnect 203