TCI6636K2H Datasheet, PDF (101/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
The start address must be aligned on a page boundary. The size of the page is 1K byte. The size of the page determines
the width of the address field in MPSAR and MPEAR.
Figure 6-2 Programmable Range n Start Address Register (PROGn_MPSAR)
31
10
9
0
START_ADDR
Reserved
R/W
R
Legend: R = Read only; R/W = Read/Write
Table 6-10 Programmable Range n Start Address Register Field Descriptions
Bit
Field
Description
31 – 10 START_ADDR
Start address for range n
9–0
Reserved
End of Table 6-10
Reserved. Always read as 0.
Table 6-11 MPU0-MPU5 Programmable Range n Start Address Register (PROGn_MPSAR) Reset Values
Register
MPU0
MPU1
MPU2
MPU3
MPU4
PROG0_MPSAR
0x01D0_0000
0x23A0_0000
0x02A0_0000
0x027C_0000 0x0210_0000
PROG1_MPSAR
0x01F0_0000
0x23A0_2000
0x02A0_2000
N/A
0x01F8_0000
PROG2_MPSAR
0x02F0_0000
0x023A_6000
0x02A0_6000
N/A
Reserved
PROG3_MPSAR
0x0200_0000
0x23A0_6800
0x02A0_6800
N/A
Reserved
PROG4_MPSAR
0x020C_0000
0x23A0_7000
0x02A0_7000
N/A
N/A
PROG5_MPSAR
0x021C_0000
0x23A0_8000
0x02A0_8000
N/A
N/A
PROG6_MPSAR
0x021D_0000
0x23A0_C000
0x02A0_C000
N/A
N/A
PROG7_MPSAR
0x021F_0000
0x23A0_E000
0x02A0_E000
N/A
N/A
PROG8_MPSAR
0x0234_0000
0x23A0_F000
0x02A0_F000
N/A
N/A
PROG9_MPSAR
0x0254_0000
0x23A0_F800
0x02A0_F800
N/A
N/A
PROG10_MPSAR
0x0258_0000
0x23A1_0000
0x02A1_0000
N/A
N/A
PROG11_MPSAR
0x0000_0000
0x23A1_C000
0x02A2_0000
N/A
N/A
PROG12_MPSAR
0x0290_0000
0x23A4_0000
0x02A4_0000
N/A
N/A
PROG13_MPSAR
0x01E8_0000
0x23A8_0000
0x02A8_0000
N/A
N/A
PROG14_MPSAR
0x01E8_0800
0x23B0_0000
0x02AC_0000
N/A
N/A
PROG15_MPSAR
0x01E0_0000
0x23B8_0000
0x02AE_0000
N/A
N/A
End of Table 6-11
MPU5
0x02A0_4000
0x02A0_5000
0x02A0_6400
0x02A0_7400
0x02A0_A000
0x02A0_D000
0x02A0_E000
0x02A0_F000
0x02A0_F800
0x02A1_2000
0x02A1_C000
0x02A2_8000
0x02A6_0000
0x02AA_0000
0x02B0_0000
0x02B8_0000
Table 6-12 MPU6-MPU11 Programmable Range n Start Address Register (PROGn_MPSAR) Reset Values (Part 1 of 2)
Register
MPU6
MPU7
MPU8
MPU9
MPU10
MPU11
PROG0_MPSAR
Reserved
0x2101_0000
0x3000_0000
0x0260_0000 0x0264_0000 0x0220_0000
PROG1_MPSAR
Reserved
0x0000_0000
0x3200_0000
0x0260_4000 0x0000_0000 0x0231_0000
PROG2_MPSAR
Reserved
0x0800_0000
0x3400_0000
0x0260_8000 N/A
0x0231_A000
PROG3_MPSAR
Reserved
0x1000_0000
0x3600_0000
0x0256_0000 N/A
0x0233_0000
PROG4_MPSAR
Reserved
0x1800_0000
0x3800_0000
0x0000_0000 N/A
0x0235_0000
PROG5_MPSAR
Reserved
0x2000_0000
0x3A00_0000
0x0000_0000 N/A
0x0263_0000
PROG6_MPSAR
Reserved
0x2800_0000
0x3C00_0000
0x0000_0000 N/A
0x0244_0000
PROG7_MPSAR
Reserved
0x3000_0000
0x2100_0800
0x0000_0000 N/A
0x024C_0000
PROG8_MPSAR
Reserved
0x3800_0000
N/A
0x0000_0000 N/A
0x0250_0000
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Memory, Interrupts, and EDMA for TCI6636K2H 101