TCI6636K2H Datasheet, PDF (126/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 6-24 CIC0 Event Inputs — C66x CorePac Secondary Interrupts (Part 3 of 12)
Event No. Event Name
Description
76
TRACER_CORE_3_INT
Tracer sliding time window interrupt for DSP3 L2
77
TRACER_DDR_INT
Tracer sliding time window interrupt for MSMC-DDR3A
78
TRACER_MSMC_0_INT
Tracer sliding time window interrupt for MSMC SRAM bank0
79
TRACER_MSMC_1_INT
Tracer sliding time window interrupt for MSMC SRAM bank1
80
TRACER_MSMC_2_INT
Tracer sliding time window interrupt for MSMC SRAM bank2
81
TRACER_MSMC_3_INT
Tracer sliding time window interrupt for MSMC SRAM bank3
82
TRACER_CFG_INT
Tracer sliding time window interrupt for CFG0 TeraNet
83
TRACER_QMSS_QM_CFG1_INT Tracer sliding time window interrupt for Navigator CFG1 slave port
84
TRACER_QMSS_DMA_INT
Tracer sliding time window interrupt for Navigator DMA internal bus slave port
85
TRACER_SEM_INT
Tracer sliding time window interrupt for Semaphore
86
PSC_ALLINT
Power & Sleep Controller interrupt
87
MSMC_SCRUB_CERROR
Correctable (1-bit) soft error detected during scrub cycle
88
BOOTCFG_INT
Chip-level MMR Error Register
89
SR_0_PO_VCON_SMPSERR_INT SmartReflex SMPS error interrupt
90
MPU_0_INT
MPU0 addressing violation interrupt and protection violation interrupt
91
QMSS_QUE_PEND_653
Navigator transmit queue pending event for indicated queue
92
MPU_1_INT
MPU1 addressing violation interrupt and protection violation interrupt.
93
QMSS_QUE_PEND_654
Navigator transmit queue pending event for indicated queue
94
MPU_2_INT
MPU2 addressing violation interrupt and protection violation interrupt.
95
QMSS_QUE_PEND_655
Navigator transmit queue pending event for indicated queue
96
MPU_3_INT
MPU3 addressing violation interrupt and protection violation interrupt.
97
QMSS_QUE_PEND_656
Navigator transmit queue pending event for indicated queue
98
MSMC_DEDC_CERROR
Correctable (1-bit) soft error detected on SRAM read
99
MSMC_DEDC_NC_ERROR
Non-correctable (2-bit) soft error detected on SRAM read
100
MSMC_SCRUB_NC_ERROR
Non-correctable (2-bit) soft error detected during scrub cycle
101
MSMC_MPF_ERROR0
Memory protection fault indicators for system master PrivID = 0
102
MSMC_MPF_ERROR8
Memory protection fault indicators for system master PrivID = 8
103
MSMC_MPF_ERROR9
Memory protection fault indicators for system master PrivID = 9
104
MSMC_MPF_ERROR10
Memory protection fault indicators for system master PrivID = 10
105
MSMC_MPF_ERROR11
Memory protection fault indicators for system master PrivID = 11
106
MSMC_MPF_ERROR12
Memory protection fault indicators for system master PrivID = 12
107
MSMC_MPF_ERROR13
Memory protection fault indicators for system master PrivID = 13
108
MSMC_MPF_ERROR14
Memory protection fault indicators for system master PrivID = 14
109
MSMC_MPF_ERROR15
Memory protection fault indicators for system master PrivID = 15
110
DDR3_0_ERR
DDR3A_EMIF error interrupt
111
HyperLink_0_INT
HyperLink 0 interrupt
112
SRIO_INTDST0
SRIO interrupt
113
SRIO_INTDST1
SRIO interrupt
114
SRIO_INTDST2
SRIO interrupt
115
SRIO_INTDST3
SRIO interrupt
116
SRIO_INTDST4
SRIO interrupt
117
SRIO_INTDST5
SRIO interrupt
118
SRIO_INTDST6
SRIO interrupt
119
SRIO_INTDST7
SRIO interrupt
126 Memory, Interrupts, and EDMA for TCI6636K2H
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback