TCI6636K2H Datasheet, PDF (183/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 6-37 EDMA3CC3 Events for TCI6636K2H (Part 2 of 3)
Event No. Event Name
Description
18
SRIO_INTDST2
SRIO interrupt
19
SRIO_INTDST3
SRIO interrupt
20
SRIO_INTDST4
SRIO interrupt
21
SRIO_INTDST5
SRIO interrupt
22
SRIO_INTDST6
SRIO interrupt
23
SRIO_INTDST7
SRIO interrupt
24
TCP3D_0_REVT0
TCP3d event
25
TCP3D_0_REVT1
TCP3d event
26
TCP3D_1_REVT0
TCP3d event
27
TCP3D_1_REVT1
TCP3d event
28
Reserved
Reserved
29
Reserved
Reserved
30
Reserved
Reserved
31
Reserved
Reserved
32
TETB_FULLINT0
TETB0 is full
33
TETB_HFULLINT0
TETB0 is half full
34
TETB_FULLINT1
TETB1 is full
35
TETB_HFULLINT1
TETB1 is half full
36
TETB_FULLINT2
TETB2 is full
37
TETB_HFULLINT2
TETB2 is half full
38
TETB_FULLINT3
TETB3 is full
39
TETB_HFULLINT3
TETB3 is half full
40
VCP2_0_REVT0
VCP event
41
VCP2_0_XEVT0
VCP event
42
VCP2_0_REVT1
VCP event
43
VCP2_0_XEVT1
VCP event
44
VCP2_0_REVT2
VCP event
45
VCP2_0_XEVT2
VCP event
46
VCP2_0_REVT3
VCP event
47
VCP2_0_XEVT3
VCP event
48
VCP2_1_REVT0
VCP event
49
VCP2_1_XEVT0
VCP event
50
VCP2_1_REVT1
VCP event
51
VCP2_1_XEVT1
VCP event
52
VCP2_1_REVT2
VCP event
53
VCP2_1_XEVT2
VCP event
54
VCP2_1_REVT3
VCP event
55
VCP2_1_XEVT3
VCP event
56
CIC_2_OUT57
CIC2 Interrupt Controller output
57
CIC_2_OUT50
CIC2 Interrupt Controller output
58
CIC_2_OUT51
CIC2 Interrupt Controller output
59
CIC_2_OUT52
CIC2 Interrupt Controller output
60
CIC_2_OUT53
CIC2 Interrupt Controller output
61
CIC_2_OUT54
CIC2 Interrupt Controller output
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Memory, Interrupts, and EDMA for TCI6636K2H 183