TCI6636K2H Datasheet, PDF (179/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 6-34 EDMA3CC0 Events for TCI6636K2H (Part 3 of 3)
Event No. Event Name
Description
51
SRIO_INTDST3
SRIO interrupt
52
SRIO_INTDST4
SRIO interrupt
53
SRIO_INTDST5
SRIO interrupt
54
SRIO_INTDST6
SRIO interrupt
55
SRIO_INTDST7
SRIO interrupt
56
AIF_ATEVT0
AIF timer
57
AIF_ATEVT1
AIF timer
58
AIF_ATEVT2
AIF timer
59
AIF_ATEVT3
AIF timer
60
AIF_ATEVT4
AIF timer
61
AIF_ATEVT5
AIF timer
62
AIF_ATEVT6
AIF timer
63
AIF_ATEVT7
End of Table 6-34
AIF timer
Table 6-35 EDMA3CC1 Events for TCI6636K2H (Part 1 of 2)
Event No. Event Name
Description
0
SPI_0_INT0
SPI0 interrupt
1
SPI_0_INT1
SPI0 interrupt
2
SPI_0_XEVT
SPI0 transmit event
3
SPI_0_REVT
SPI0 receive event
4
SEM_INT8
Semaphore interrupt
5
SEM_INT9
Semaphore interrupt
6
GPIO_INT0
GPIO interrupt
7
GPIO_INT1
GPIO interrupt
8
GPIO_INT2
GPIO interrupt
9
GPIO_INT3
GPIO interrupt
10
AIF_ATEVT0
AIF Timer event
11
AIF_ATEVT1
AIF Timer event
12
AIF_ATEVT2
AIF Timer event
13
AIF_ATEVT3
AIF Timer event
14
SEM_INT0
Semaphore interrupt
15
SEM_INT1
Semaphore interrupt
16
SEM_INT2
Semaphore interrupt
17
SEM_INT3
Semaphore interrupt
18
SEM_INT4
Semaphore interrupt
19
SEM_INT5
Semaphore interrupt
20
SEM_INT6
Semaphore interrupt
21
SEM_INT7
Semaphore interrupt
22
TIMER_8_INTL
Timer interrupt low
23
TIMER_8_INTH
Timer interrupt high
24
TIMER_9_INTL
Timer interrupt low
25
TIMER_9_INTH
Timer interrupt high
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Memory, Interrupts, and EDMA for TCI6636K2H 179