TCI6636K2H Datasheet, PDF (234/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
8.2.2 Peripheral Selection After Device Reset
Several of the peripherals on the TCI6636K2H are controlled by the Power Sleep Controller (PSC). By default, the
PCIe, SRIO, HyperLink, RAC, TAC, FFTC, AIF2, TCP3d, TCP3e, and VCP are held in reset and clock-gated. The
memories in these modules are also in a low-leakage sleep mode. Software is required to turn these memories on.
Then, the software enables the modules (turns on clocks and de-asserts reset) before these modules can be used.
If one of the above modules is used in the selected ROM boot mode, the ROM code automatically enables the
module.
All other modules come up enabled by default and there is no special software sequence to enable. For more detailed
information on the PSC usage, see the Power Sleep Controller (PSC) for KeyStone Devices User Guide in 2.4 ‘‘Related
Documentation from Texas Instruments’’ on page 19.
8.2.3 Device State Control Registers
The TCI6636K2H device has a set of registers that are used to control the status of its peripherals. These registers are
shown in Table 8-30.
Table 8-30 Device State Control Registers (Part 1 of 4)
Address Start
0x02620000
0x02620008
0x02620018
0x0262001C
0x02620020
0x02620024
0x02620038
0x0262003C
0x02620040
0x02620044
0x02620048
0x0262004C
0x02620050
0x02620054
0x02620058
0x0262005C
0x02620060
0x026200E0
0x02620110
0x02620118
0x02620130
0x02620134
0x02620138
0x0262013C
0x02620140
0x02620144
0x02620148
0x0262014C
Address End
0x02620007
0x02620017
0x0262001B
0x0262001F
0x02620023
0x02620037
0x0262003B
0x0262003F
0x02620043
0x02620047
0x0262004B
0x0262004F
0x02620053
0x02620057
0x0262005B
0x0262005F
0x026200DF
0x0262010F
0x02620117
0x0262012F
0x02620133
0x02620137
0x0262013B
0x0262013F
0x02620143
0x02620147
0x0262014B
0x0262014F
Size
8B
16B
4B
4B
4B
20B
4B
4B
4B
4B
4B
4B
4B
4B
4B
4B
128B
48B
8B
Acronym
Reserved
Reserved
JTAGID
Reserved
DEVSTAT
Reserved
KICK0
KICK1
DSP_BOOT_ADDR0
DSP_BOOT_ADDR1
DSP_BOOT_ADDR2
DSP_BOOT_ADDR3
DSP_BOOT_ADDR4
DSP_BOOT_ADDR5
DSP_BOOT_ADDR6
DSP_BOOT_ADDR7
Reserved
Reserved
MACID
24B Reserved
4B LRSTNMIPINSTAT_CLR
4B RESET_STAT_CLR
4B Reserved
4B BOOTCOMPLETE
4B Reserved
4B RESET_STAT
4B LRSTNMIPINSTAT
4B DEVCFG
Description
See section 8.2.3.3
See section 8.2.3.1
See section 8.2.3.4
The boot address for C66x CorePac0
The boot address for C66x CorePac1
The boot address for C66x CorePac2
The boot address for C66x CorePac3
The boot address for C66x CorePac4
The boot address for C66x CorePac5
The boot address for C66x CorePac6
The boot address for C66x CorePac7
See section 10.17 ‘‘Network Coprocessor Gigabit Ethernet (GbE)
Switch Subsystem’’ on page 328
See section 8.2.3.6
See section 8.2.3.8
See section 8.2.3.9
See section 8.2.3.7
See section 8.2.3.5
See section 8.2.3.2
234 Device Boot and Configuration
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback