English
Language : 

TCI6636K2H Datasheet, PDF (138/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 4 of 12)
Event No. Event Name
Description
123
SRIO_INTDST11
SRIO interrupt
124
SRIO_INTDST12
SRIO interrupt
125
SRIO_INTDST13
SRIO interrupt
126
SRIO_INTDST14
SRIO interrupt
127
SRIO_INTDST15
SRIO interrupt
128
AEMIF_EASYNCERR
Asynchronous EMIF16 error interrupt
129
TRACER_CORE_4_INT
Tracer sliding time window interrupt for DSP4 L2
130
TRACER_CORE_5_INT
Tracer sliding time window interrupt for DSP5 L2
131
TRACER_CORE_6_INT
Tracer sliding time window interrupt for DSP6 L2
132
TRACER_CORE_7_INT
Tracer sliding time window interrupt for DSP7 L2
133
QMSS_INTD_1_PKTDMA_0
Navigator interrupt for Packet DMA starvation
134
QMSS_INTD_1_PKTDMA_1
Navigator interrupt for Packet DMA starvation
135
SRIO_INT_PKTDMA_0
IPC interrupt generation
136
NETCP_PKTDMA_INT0
Packet Accelerator0 Packet DMA starvation interrupt
137
SR_0_SMARTREFLEX_INTREQ0 SmartReflex controller interrupt
138
SR_0_SMARTREFLEX_INTREQ1 SmartReflex controller interrupt
139
SR_0_SMARTREFLEX_INTREQ2 SmartReflex controller interrupt
140
SR_0_SMARTREFLEX_INTREQ3 SmartReflex controller interrupt
141
SR_0_VPNOSMPSACK
SmartReflex VPVOLTUPDATE has been asserted but SMPS has not been responded to in a defined time
interval
142
SR_0_VPEQVALUE
SmartReflex SRSINTERUPT is asserted, but the new voltage is not different from the current SMPS
voltage
143
SR_0_VPMAXVDD
SmartReflex. The new voltage required is equal to or greater than MaxVdd
144
SR_0_VPMINVDD
SmartReflex. The new voltage required is equal to or less than MinVdd
145
SR_0_VPINIDLE
SmartReflex indicating that the FSM of voltage processor is in idle
146
SR_0_VPOPPCHANGEDONE
SmartReflex indicating that the average frequency error is within the desired limit
147
Reserved
Reserved
148
UART_0_UARTINT
UART0 interrupt
149
UART_0_URXEVT
UART0 receive event
150
UART_0_UTXEVT
UART0 transmit event
151
QMSS_QUE_PEND_663
Navigator transmit queue pending event for indicated queue
152
QMSS_QUE_PEND_664
Navigator transmit queue pending event for indicated queue
153
QMSS_QUE_PEND_665
Navigator transmit queue pending event for indicated queue
154
QMSS_QUE_PEND_666
Navigator transmit queue pending event for indicated queue
155
QMSS_QUE_PEND_667
Navigator transmit queue pending event for indicated queue
156
QMSS_QUE_PEND_668
Navigator transmit queue pending event for indicated queue
157
QMSS_QUE_PEND_669
Navigator transmit queue pending event for indicated queue
158
QMSS_QUE_PEND_670
Navigator transmit queue pending event for indicated queue
159
QMSS_QUE_PEND_671
Navigator transmit queue pending event for indicated queue
160
SR_0_VPSMPSACK
SmartReflex VPVOLTUPDATE asserted and SMPS has acknowledged in a defined time interval
161
ARM_TBR_DMA
ARM trace buffer (TBR) DMA event
162
ARM_TBR_ACQ
ARM trace buffer (TBR) Acquisition has been completed
163
ARM_NINTERRIRQ
ARM internal memory ECC error interrupt request
164
ARM_NAXIERRIRQ
ARM bus error interrupt request
138 Memory, Interrupts, and EDMA for TCI6636K2H
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback