English
Language : 

TCI6636K2H Datasheet, PDF (22/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
For more detailed information on the C66x CorePac in the TCI6636K2H device, see the C66x CorePac User Guide
in 2.4 ‘‘Related Documentation from Texas Instruments’’ on page 19.
3.1 Memory Architecture
Each C66x CorePac of the TCI6636K2H device contains a 1024KB level-2 memory (L2), a 32KB level-1 program
memory (L1P), and a 32KB level-1 data memory (L1D). The device also contains a 6144KB multicore shared
memory (MSM). All memory on the TCI6636K2H has a unique location in the memory map (see the Memory,
Interrupts, and EDMA chapter).
After device reset, L1P and L1D cache are configured as all cache, by default. The L1P and L1D cache can be
reconfigured via software through the L1PMODE field of the L1P Configuration Register (L1PMODE) and the
L1DMODE field of the L1D Configuration Register (L1DCFG) of the C66x CorePac. L1D is a two-way
set-associative cache, while L1P is a direct-mapped cache.
The on-chip bootloader changes the reset configuration for L1P and L1D. For more information, see the Bootloader
for the C66x DSP User Guide in 2.4 ‘‘Related Documentation from Texas Instruments’’ on page 19.
For more information on the operation L1 and L2 caches, see the C66x DSP Cache User Guide in 2.4 ‘‘Related
Documentation from Texas Instruments’’ on page 19.
3.1.1 L1P Memory
The L1P memory configuration for the TCI6636K2H device is as follows:
• Region 0 size is 0K bytes (disabled)
• Region 1 size is 32K bytes with no wait states
Figure 3-2 shows the available SRAM/cache configurations for L1P.
Figure 3-2 L1P Memory Configurations
L1P Mode Bits
000
001
010
011
100
L1P Memory
Block Base
Address
00E0 0000h
All
SRAM
7/8
SRAM
3/4
SRAM
1/2
SRAM
Direct
Mapped
Cache
DM
Cache
Direct
Mapped
Cache
Direct
Mapped
Cache
16K bytes
8K bytes
4K bytes
4K bytes
00E0 4000h
00E0 6000h
00E0 7000h
00E0 8000h
22 C66x CorePac
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback