English
Language : 

TCI6636K2H Datasheet, PDF (15/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
2 Device Characteristics
The following table provides an overview of the TCI6636K2H SoC. The table shows the significant features of the
device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin
count.
Table 2-1
Characteristics of the TCI6636K2H Processor (Part 1 of 2)
HARDWARE FEATURES
Cores
C66x DSP
ARM Cortex-A15 MPCore
DDR3 memory controller (72-bit bus width) [1.5 V I/O]
(clock source = DDRREFCLKN|P)
16-bit ASYNC EMIF
EDMA3 (64 independent channels) [CPU/3 clock rate]
High-speed 1×/2×/4× Serial RapidIO port (4 lanes)
HyperLink (4 lanes)
AIF2 (Second generation Antenna Interface) (6 lanes)
I2C
Peripherals
SPI
PCIe (2 lanes)
USB 3.0
USIM (1)
UART
10/100/1000 Ethernet
Management Data Input/Output (MDIO)
64-bit timers (configurable)
(internal clock source = CPU/6 clock frequency)
General-Purpose Input/Output port (GPIO)
VCP2 (clock source = CPU/3 clock frequency)
Encoder/Decoder
Coprocessors
TCP3d (clock source = CPU/2 clock frequency)
FFTC (clock source = CPU/3 clock frequency)
BCP (clock source = CPU/3 clock frequency)
Receive Accelerator (RAC)
Transmit Accelerator (TAC)
Accelerators
Rake/Search Accelerator (RSA)
Packet Accelerator
Security Accelerator (2)
L1 program memory controller (C66x)
L1 data memory controller (C66x)
Shared L2 Cache (C66x)
On-Chip Memory
Organization
L3 ROM (C66x)
L1 program memory controller (ARM Cortex-A15)
L1 data memory controller (ARM Cortex-A15)
Shared L2 Cache (ARM Cortex-A15)
L3 ROM (ARM Cortex-A15)
MSMC
C66x CorePac
Revision ID
CorePac Revision ID Register (address location: 0181 2000h)
TCI6636K2H
8
4
2
1
5
1
2
1
3
3
1
1
1
2
4
1
Twenty 64-bit or Forty 32-bit
32
4
2
4
1
2
1
16
1
1
32KB per CorePac
32KB per CorePac
8192KB
128KB
32KB per CorePac
32KB per CorePac
4096KB
256KB
6MB
0x0009_0000 (PG 1.0)
0x0009_0002 (PG 1.1)
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Device Characteristics 15