TCI6636K2H Datasheet, PDF (21/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
3 C66x CorePac
The C66x CorePac consists of several components:
• Level-one and level-two memories (L1P, L1D, L2)
• Data Trace Formatter (DTF)
• Embedded Trace Buffer (ETB)
• Interrupt controller
• Power-down controller
• External memory controller
• Extended memory controller
• A dedicated local power/sleep controller (LPSC)
The C66x CorePac also provides support for big and little endianness, memory protection, and bandwidth
management (for resources local to the CorePac). Figure 3-1 shows a block diagram of the C66x CorePac.
Figure 3-1 C66x CorePac Block Diagram
32KB L1P
Boot
Controller
PLLC
LPSC
GPSC
Memory Controller (PMC) With
Memory Protect/Bandwidth Mgmt
C66x DSP Core
Instruction Fetch
16-/32-bit Instruction Dispatch
Control Registers
In-Circuit Emulation
Instruction Decode
Data Path A
Data Path B
A Register File
A31-A16
A15-A0
B Register File
B31-B16
B15-B0
.M1
.L1 .S1 xx .D1
xx
.M2
.D2 xx .S2 .L2
xx
L2 Cache/
SRAM
1024KB
MSM
SRAM
6144KB
DDR3
SRAM
DMA Switch
Fabric
RSA
RSA
Data Memory Controller (DMC) With
Memory Protect/Bandwidth Mgmt
32KB L1D
CFG Switch
Fabric
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
C66x CorePac 21