TCI6636K2H Datasheet, PDF (188/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Figure 7-2
6636
TeraNet 3_A-2
NETCP M
AIF/DMA M
RAC_0_BE1_HP _M
RAC_1_BE1_HP _M
TC_0 _M
EDMA ^TC_1 M
CC1 _{TC_2 M}
TC_3 _M
TC_0 _M
EDMA ^TC_1 M
CC2 _{TC_2 M}
TC_3 _M
EDMA ^TC_0 M
CC3 _{TC_1 M}
SRIO_M _M
PCIe _M
TNet_3_L
CPU/3
Tracer_TAC_BE
Tracer_QM_M
MPU_1
S ^TAC_BE1
S ^QM_SS
Tracer_SPI_
ROM_EMIF16
S
PCIe
S ^TCP3d_0
S ^TCP3d_1
S ^RAC_0_FE
S ^RAC_1_FE
To TeraNet C66x SDMA
L2 Cache_0_A
L2 Cache_0_B
L2 Cache_1_A
L2 Cache_1_B
L2 Cache_2_A
L2 Cache_2_B
L2 Cache_3_A
L2 Cache_3_B
L2 Cache_4_A
L2 Cache_4_B
L2 Cache_5_A
L2 Cache_5_B
L2 Cache_6_A
L2 Cache_6_B
L2 Cache_7_A
L2 Cache_7_B
188 System Interconnect
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback