TCI6636K2H Datasheet, PDF (45/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 5-2
Terminal Functions — Signals and Control by Function (Part 8 of 19)
Signal Name
Ball No. Type IPD/IPU Description
DDR3BDQS0P
M38
IOZ
DDR3BDQS0N
M39
IOZ
DDR3BDQS1P
P39
IOZ
DDR3BDQS1N
P38
IOZ
DDR3BDQS2P
T39
IOZ
DDR3BDQS2N
T38
IOZ
DDR3BDQS3P
V39
IOZ
DDR3BDQS3N
V38
IOZ
DDR3BDQS4P
DDR3BDQS4N
AF38 IOZ
AF39 IOZ
DDR3B EMIF data strobe
DDR3BDQS5P
AJ39 IOZ
DDR3BDQS5N
AJ38 IOZ
DDR3BDQS6P
AL39 IOZ
DDR3BDQS6N
AL38 IOZ
DDR3BDQS7P
AN38 IOZ
DDR3BDQS7N
AN39 IOZ
DDR3BDQS8P
AE39 IOZ
DDR3BDQS8N
AE38 IOZ
DDR3BCB00
AF32 IOZ
DDR3BCB01
AF34 IOZ
DDR3BCB02
AE32 IOZ
DDR3BCB03
DDR3BCB04
AF35 IOZ
AE33 IOZ
DDR3B EMIF check bits
DDR3BCB05
AE36 IOZ
DDR3BCB06
AD36 IOZ
DDR3BCB07
AE34 IOZ
DDR3BD00
L38
IOZ
DDR3BD01
N34
IOZ
DDR3BD02
M37
IOZ
DDR3BD03
L39
IOZ
DDR3BD04
N33
IOZ
DDR3BD05
N37
IOZ
DDR3BD06
N36
IOZ
DDR3BD07
DDR3BD08
N38
IOZ
T32
IOZ
DDR3B EMIF data bus
DDR3BD09
R32
IOZ
DDR3BD10
P35
IOZ
DDR3BD11
R39
IOZ
DDR3BD12
R38
IOZ
DDR3BD13
N32
IOZ
DDR3BD14
R33
IOZ
DDR3BD15
P36
IOZ
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Terminals 45