TCI6636K2H Datasheet, PDF (239/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
8.2.3.2 Device Configuration Register
The Device Configuration Register is one-time writeable through software. The register is reset on all hard resets
and is locked after the first write. The Device Configuration Register is shown in Figure 8-14 and described in
Table 8-32.
Figure 8-14 Device Configuration Register (DEVCFG)
31
32
1
0
Reserved
PCIESSMODE SYSCLKOUTEN
R-0
R/W-00
R/W-1
Legend: R = Read only; RW = Read/Write; -n = value after reset
Table 8-32 Device Configuration Register Field Descriptions
Bit Field
31-3 Reserved
2-1 PCIESSMODE
0
SYSCLKOUTEN
End of Table 8-32
Description
Reserved. Read only, writes have no effect.
Device Type Input of PCIeSS
00 = Endpoint
01 = Legacy Endpoint
10 = Rootcomplex
11 = Reserved)
SYSCLKOUT enable
0 = No clock output
1 = Clock output enabled (default)
8.2.3.3 JTAG ID (JTAGID) Register Description
The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. For the device, the
JTAG ID register resides at address location 0x02620018. The JTAG ID Register is shown below.
Figure 8-15 JTAG ID (JTAGID) Register
31
28 27
12 11
10
VARIANT
PART NUMBER
MANUFACTURER
LSB
R-xxxx
R-1011 1001 1000 0001
R-0000 0010 111
R-1
Legend: RW = Read/Write; R = Read only; -n = value after reset
Table 8-33 JTAG ID Register Field Descriptions
Bit Field
31-28 VARIANT
27-12 PART NUMBER
11-1 MANUFACTURER
0
LSB
End of Table 8-33
Value
xxxx
1011 1001 1000 0001
0000 0010 111
1
Description
Variant value
Part Number for boundary scan
Manufacturer
This bit is read as a 1 for TCI6636K2H
Note—The value of the VARIANT and PART NUMBER fields depends on the silicon revision being used.
See the Silicon Errata for details.
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Device Boot and Configuration 239