TCI6636K2H Datasheet, PDF (135/362 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

TCI6636K2H
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
SPRS835F—October 2013
Table 6-24 CIC0 Event Inputs — C66x CorePac Secondary Interrupts (Part 12 of 12)
Event No. Event Name
Description
470
SEM_INT12
Semaphore interrupt
471
SEM_INT13
Semaphore interrupt
472
SEM_ERR12
Semaphore error interrupt
473
SEM_ERR13
End of Table 6-24
Semaphore error interrupt
Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 1 of 12)
Event No. Event Name
Description
0
EDMACC_1_ERRINT
EDMA3CC1 error interrupt
1
EDMACC_1_MPINT
EDMA3CC1 memory protection interrupt
2
EDMACC_1_TC_0_ERRINT
EDMA3CC1 TPTC0 error interrupt
3
EDMACC_1_TC_1_ERRINT
EDMA3CC1 TPTC1 error interrupt
4
EDMACC_1_TC_2_ERRINT
EDMA3CC1 TPTC2 error interrupt
5
EDMACC_1_TC_3_ERRINT
EDMA3CC1 TPTC3 error interrupt
6
EDMACC_1_GINT
EDMA3CC1 GINT
7
Reserved
Reserved
8
EDMACC_1_TC_0_INT
EDMA3CC1 individual completion interrupt
9
EDMACC_1_TC_1_INT
EDMA3CC1 individual completion interrupt
10
EDMACC_1_TC_2_INT
EDMA3CC1 individual completion interrupt
11
EDMACC_1_TC_3_INT
EDMA3CC1 individual completion interrupt
12
EDMACC_1_TC_4_INT
EDMA3CC1 individual completion interrupt
13
EDMACC_1_TC_5_INT
EDMA3CC1 individual completion interrupt
14
EDMACC_1_TC_6_INT
EDMA3CC1 individual completion interrupt
15
EDMACC_1_TC_7_INT
EDMA3CC1 individual completion interrupt
16
EDMACC_2_ERRINT
EDMA3CC2 error interrupt
17
EDMACC_2_MPINT
EDMA3CC2 memory protection interrupt
18
EDMACC_2_TC_0_ERRINT
EDMA3CC2 TPTC0 error interrupt
19
EDMACC_2_TC_1_ERRINT
EDMA3CC2 TPTC1 error interrupt
20
EDMACC_2_TC_2_ERRINT
EDMA3CC2 TPTC2 error interrupt
21
EDMACC_2_TC_3_ERRINT
EDMA3CC2 TPTC3 error interrupt
22
EDMACC_2_GINT
EDMA3CC2 GINT
23
Reserved
Reserved
24
EDMACC_2_TC_0_INT
EDMA3CC2 individual completion interrupt
25
EDMACC_2_TC_1_INT
EDMA3CC2 individual completion interrupt
26
EDMACC_2_TC_2_INT
EDMA3CC2 individual completion interrupt
27
EDMACC_2_TC_3_INT
EDMA3CC2 individual completion interrupt
28
EDMACC_2_TC_4_INT
EDMA3CC2 individual completion interrupt
29
EDMACC_2_TC_5_INT
EDMA3CC2 individual completion interrupt
30
EDMACC_2_TC_6_INT
EDMA3CC2 individual completion interrupt
31
EDMACC_2_TC_7_INT
EDMA3CC2 individual completion interrupt
32
EDMACC_0_ERRINT
EDMA3CC0 error interrupt
33
EDMACC_0_MPINT
EDMA3CC0 memory protection interrupt
34
EDMACC_0_TC_0_ERRINT
EDMA3CC0 TPTC0 error interrupt
Copyright 2013 Texas Instruments Incorporated
Submit Documentation Feedback
Memory, Interrupts, and EDMA for TCI6636K2H 135