 English |
|
|
|
|
|
|
|
| HD6417705F133V Datasheet, PDF (691/741 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
CKIO
T1
tAD1
A25 to A0
tAS
tCSD1
CSn
tRWD1
RD/WR
tRSD
RD
Read
D15 to D0
Tw
T2
Tnop
T1
Tw
T2
Tnop
tAD1
tAD1
tAD1
tCSD1
tAS
tCSD1
tCSD1
tRWD1
tRWD1
tRWD1
tRSD
tAH
tRDH1
tRDS1
tRSD
tRSD
tAH
tRDH1
tRDS1
tWED
WEn*2
Write
tWDD1
D15 to D0
tBSD
BS
tDACD
DACKn*1
WAIT
tWED
tAH
tWED
tWED
tAH
tWDH1
tWDD1
tWDH1
tBSD
tWDH4
tBSD
tBSD
tWDH4
tDACD
tWTH
tWTS
tDACD
tDACD
tWTH
tWTS
Notes: 1. DACKn is a waveform when active-low is specified.
2. Output timing is the same when reading byte-selection SRAM.
Figure 25.19 Basic Bus Cycle (One Software Wait, External Wait Enabled
(WM Bit = 0), No Idle Cycle Setting)
Rev. 2.00, 09/03, page 643 of 690
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese