English
Language : 

HD6417705F133V Datasheet, PDF (46/741 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
Table 11.2 Pin Configuration ............................................................................................. 295
Section 12 Timer Unit (TMU)
Table 12.1 Pin Configuration ............................................................................................. 311
Table 12.2 TMU Interrupt Sources..................................................................................... 322
Section 14 16-Bit Timer Pulse Unit (TPU)
Table 14.1 TPU Functions ................................................................................................. 330
Table 14.2 Pin Configuration ............................................................................................. 332
Table 14.3 TPU Clock Sources .......................................................................................... 335
Table 14.4 TPSC2 to TPSC0 (1) ........................................................................................ 335
Table 14.4 TPSC2 to TPSC0 (2) ........................................................................................ 335
Table 14.4 TPSC2 to TPSC0 (3) ........................................................................................ 336
Table 14.4 TPSC2 to TPSC0 (4) ........................................................................................ 336
Table 14.5 IOA2 to IOA0 .................................................................................................. 338
Table 14.6 Register Combinations in Buffer Operation....................................................... 346
Section 15 Realtime Clock (RTC)
Table 15.1 Pin Configuration ............................................................................................. 353
Table 15.2 Recommended Oscillator Circuit Constants (Recommended Values)................. 372
Section 16 Serial Communication Interface with FIFO (SCIF)
Table 16.1 Pin Configuration ............................................................................................. 378
Table 16.2 SCSMR Settings for Serial Transfer Format Selection....................................... 403
Table 16.3 Serial Transfer Formats .................................................................................... 404
Table 16.4 SCIF Interrupt Sources ..................................................................................... 427
Section 17 Infrared Data Association Module (IrDA)
Table 17.1 Pin Configuration ............................................................................................. 432
Section 18 USB Function Module
Table 18.1 Pin Configuration ............................................................................................. 439
Table 18.2 Command Decoding on Application Side.......................................................... 464
Section 19 Pin Function Controller
Table 19.1 Multiplex Pins.................................................................................................. 475
Section 20 I/O Ports
Table 20.1 Port A Data Register (PADR) Read/Write Operations ....................................... 508
Table 20.2 Port B Data Register (PBDR) Read/Write Operations ....................................... 509
Table 20.3 Port C Data Register (PCDR) Read/Write Operations ....................................... 511
Table 20.4 Port D Data Register (PDDR) Read/Write Operations ....................................... 512
Table 20.5 Port E Data Register (PEDR) Read/Write Operations........................................ 514
Table 20.6 Port F Data Register (PFDR) Read/Write Operations ........................................ 515
Table 20.7 Port G Data Register (PGDR) Read/Write Operations ....................................... 516
Table 20.8 Port H Data Register (PHDR) Read/Write Operations ....................................... 517
Table 20.9 Port J Data Register (PJDR) Read/Write Operations.......................................... 519
Rev. 2.00, 09/03, page xliv of xlvi