English
Language : 

HD6417705F133V Datasheet, PDF (423/741 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
Section 16 Serial Communication Interface with FIFO
(SCIF)
This LSI has a two-channel serial communication interface with on-chip FIFO buffers (Serial
Communication Interface with FIFO: SCIF). The SCIF can perform asynchronous and clock
synchronous serial communication.
64-stage FIFO registers are provided for both transmission and reception, enabling fast, efficient,
and continuous communication.
16.1 Features
• Asynchronous mode
Serial data communication is executed using an asynchronous system in which
synchronization is achieved character by character. Serial data communication can be carried
out with standard asynchronous communication chips such as a Universal Asynchronous
Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA).
There is a choice of eight serial data communication formats.
 Data length: 7 or 8 bits
 Stop bit length: 1 or 2 bits
 Parity: Even/odd/none
 LSB-first transfer
 Receive error detection: Parity, framing, and overrun errors
 Break detection: If a framing error is followed by at least one frame at the space “0” (low)
level, a break is detected.
• Clock synchronous mode
Serial data communication is synchronized with a clock. Serial data communication can be
carried out with other chips that have a synchronous communication function.
 Data length: 8 bits
 LSB-first transfer
• Full-duplex communication capability
The transmitter and receiver are independent units, enabling transmission and reception to be
performed simultaneously.
The transmitter and receiver both have a 64-stage FIFO buffer structure, enabling fast and
continuous serial data transmission and reception.
• On-chip baud rate generator allows any bit rate to be selected.
• Choice of serial clock source: internal clock from baud rate generator or external clock from
SCK pin.
• Six interrupt sources in asynchronous mode
SCIS3C2B_000020020100
Rev. 2.00, 09/03, page 375 of 690