SH7710 Datasheet, PDF (426/996 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series

Section 12 Bus State Controller (BSC)
Table 12.7 16-Bit External Device/Big Endian Access and Data Alignment
Data Bus
Operation
D31 to D23 to D15 to D7 to
D24 D16 D8
D0
Byte access at 0   Data 
7 to 0
Byte access at 1   
Data
7 to 0
Byte access at 2   Data 
7 to 0
Byte access at 3   
Data
7 to 0
Word access at 0   Data Data
15 to 8 7 to 0
Word access at 2   Data Data
15 to 8 7 to 0
Longword 1st
  Data Data
access time at
31 to 23 to
at 0
0
24
16
2nd   Data Data
time at
15 to 8 7 to 0
2
Strobe Signals
WE3(BE3), WE2(BE2), WE1(BE1), WE0(BE0),
DQMUU DQMUL DQMLU DQMLL


Assert 



Assert


Assert 



Assert


Assert Assert


Assert Assert


Assert Assert


Assert Assert
Rev. 2.00 Dec. 07, 2005 Page 384 of 950
REJ09B0079-0200