SH7144 Datasheet, PDF(573/773 Page) Renesas Technology Corp – Hitachi SuperH RISC engine

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7144 Datasheet, PDF (573/773 Pages) Renesas Technology Corp – Hitachi SuperH RISC engine

◁

Register Bit

PDCRL2 12

PDCRL1 12

PDCRL2 11

PDCRL1 11

PDCRL2 10

PDCRL1 10

PDCRL2 9

PDCRL1 9

PDCRL2 8

PDCRL1 8

Initial

Bit Name Value R/W

PD12MD1 0

R/W

PD12MD0 0*2

R/W

PD11MD1 0

R/W

PD11MD0 0*2

R/W

PD10MD1 0

R/W

PD10MD0 0*2

R/W

PD9MD1 0

R/W

PD9MD0 0*2

R/W

PD8MD1 0

R/W

PD8MD0 0*2

R/W

Description

PD12 Mode

Select the function of the PD12/D12/AUDRST

pin.

00: PD12 I/O (port)

01: D12 I/O (BSC)

10: AUDRST input (AUD)*1

11: Setting prohibited

PD11 Mode

Select the function of the PD11/D11/AUDATA3

pin.

00: PD11 I/O (port)

01: D11 I/O (BSC)

10: AUDATA3 I/O (AUD)*1

11: Setting prohibited

PD10 Mode

Select the function of the PD10/D10/AUDATA2

pin.

00: PD10 I/O (port)

01: D10 I/O (BSC)

10: AUDATA2 I/O (AUD)*1

11: Setting prohibited

PD9 Mode

Select the function of the PD9/D9/AUDATA1 pin.

00: PD9 I/O (port)

01: D9 I/O (BSC)

10: AUDATA1 I/O (AUD)*1

11: Setting prohibited

PD8 Mode

Select the function of the PD8/D8/AUDATA0 pin.

00: PD8 I/O (port)

01: D8 I/O (BSC)

10: AUDATA0 I/O (AUD)*1

11: Setting prohibited

Rev. 2.0, 09/02, page 533 of 732

▷