English
Language : 

82801BA Datasheet, PDF (496/498 Pages) Intel Corporation – Intel 82801BA I/O Controller Hub 2 (ICH2) and Intel 82801BAM I/O Controller Hub 2 Mobile
Register Bit Index
Secondary Drive 1 Synchronous DMA Mode
Enable (SSDE1) 10-8
Secondary Master Channel Cable Reporting
10-10
Secondary Resume Interrupt 13-15, 14-13
Secondary Resume Interrupt Enable 13-14,
14-12
Secondary Slave Channel Cable Reporting
10-10
SENDNOW 9-79
Serial Bus Release Number 11-5
SERIRQ_SMI_STS 9-70
SERR# Due to Delayed Transaction Timeout
(SERR_DTT). 8-14
SERR# Due to Received Target Abort
(SERR_RTA). 8-14
SERR# Enable 8-11
SERR# Enable (SERR_EN) 7-2, 8-3
SERR# enable on Delayed Transaction
Timeout (SERR_DTT_EN) 8-13
SERR# enable on receiving target abort
(SERR_RTA_EN) 8-13
SERR#_NMI_STS SERR# NMI Source
Status 9-51
SERR_DTT SERR# Due to Delayed
Transaction Timeout 9-10
SERR_DTT_EN SERR# on Delayed Transac-
tion Timeout Enable 9-10
SERR_EN 9-3
SERR_RTA SERR# Due to Received Target
Abort 9-10
SERR_RTA_EN SERR# on Received Target
Abort Enable 9-10
SET Update Cycle Inhibit 9-49
SFPW Start Frame Pulse Width 9-9
Short Packet Interrupt Enable 11-12
SI Software Generated Interrupt 7-12
Signaled System Error (SSE) 7-3
Signaled Target Abort (STA) 8-4
Signaled Target-Abort Status 12-2
Signaled Target-Abort Status (STA) 10-3,
11-3
Single or Cascade (SNGL) 9-34
SIRQEN Serial IRQ Enable 9-9
SIRQMD Serial IRQ Mode Select 9-9
SIRQSZ Serial IRQ Frame Size 9-9
Slave Identification Code 9-36
SLAVE_ADDR 12-9
SLP_EN 9-62
SLP_SMI_EN 9-69
SLP_SMI_STS 9-71
SLP_TYP 9-62
SMB_CMD 12-7
SMB_FOR_BIOS 9-22
SMB_SMI_EN 12-4
SMB_WAK_STS SMBus Wake Status 9-64
SMBALERT_STS 12-6
SMBUS_SMI_STS 9-70
SMI at End of Pass-through Enable
(SMIATENDPS) 11-6
SMI Caused by End of Pass-through
(SMIBYENDPS) 11-6
SMI Caused by Port 60 Read (TRAPBY60R)
11-6
SMI Caused by Port 60 Write (TRAPBY60W)
11-6
SMI Caused by Port 64 Read (TRAPBY64R)
11-6
SMI Caused by Port 64 Write (TRAPBY64W)
11-6
SMI Caused by USB Interrupt (SMIBYUSB)
11-6
SMI on Port 60 Reads Enable (60REN) 11-7
SMI on Port 60 Writes Enable (60WEN) 11-7
SMI on Port 64 Reads Enable (64REN) 11-7
SMI on Port 64 Writes Enable (64WEN) 11-7
SMI on USB IRQ (USBSMIEN) 11-7
SOF Timing Value 11-13
Software Debug (SWDBG) 11-9
Special Fully Nested Mode (SFNM) 9-36
Special Mask Mode (SMM) 9-38
Speed 7-20
SPKR_DAT_EN 9-51
SQWE Square Wave Enable 9-49
SSE Signaled System Error 9-4
STA Signaled Target Abort 9-4
START 12-7
Start/Stop Bus Master (START) 10-11
Index-8
82801BA ICH2 and 82801BAM ICH2-M Datasheet