English
Language : 

DS643 Datasheet, PDF (26/216 Pages) Xilinx, Inc – Soft Direct Memory Access (SDMA) support
LogiCORE IP Multi-Port Memory Controller (v6.06.a)
Table 20: NPI PIM I/O Signals (Cont’d)
Signal Name
Direction
PIM<Port_Num>_RdFIFO_Empty
Output
PIM<Port_Num>_RdFIFO_Latency
Output
Init Status
Description
When this active-High signal is deasserted (0), it indicates that
1
enough data is in the read FIFOs to assert
PIM<Port_Num>_RdFIFO_Pop.
0, 1, 2
Indicates the number of cycles from the time
PIM<Port_Num>_RdFIFO_Pop is asserted and/or
PIM<Port_Num>_RdFIFO_Empty is deasserted until
PIM<Port_Num>_RdFIFO_Data and
PIM<Port_Num>_RdFIFO_RdWdAddr are valid
• 0 = PIM<Port_Num>_RdFIFO_Data and
PIM<Port_Num>_RdFIFO_RdWdAddr are valid in the same
cycle as the assertion of PIM<Port_Num>_RdFIFO_Pop.
• 1= PIM<Port_Num>_RdFIFO_Data and
PIM<Port_Num>_RdFIFO_RdWdAddr are valid in the
cycle following the assertion of
PIM<Port_Num>_RdFIFO_Pop.
• 2 = PIM<Port_Num>_RdFIFO_Data and
PIM<Port_Num>_RdFIFO_RdWdAddr are valid two cycles
following the assertion of PIM<Port_Num>_RdFIFO_Pop.
This is a constant value for a particular MPMC configuration.
Because it is not possible to pass a parameter from one
processor core to another, this value is provided as a port. This is
a static signal.
PPC440MC PIM I/O Signals
Table 21 lists the PPC440MC PIM I/O signals.
Table 21: PPC440MC PIM I/O Signal Description
Signal Name
Direction
PPC440MC<Port_Num>_MIMCReadNotWrite
PPC440MC<Port_Num>_MIMCAddress[0:35](1)
PPC440MC<Port_Num>_MIMCAddressValid
PPC440MC<Port_Num>_MIMCWriteData[0:127]
PPC440MC<Port_Num>_MIMCWriteDataValid
PPC440MC<Port_Num>_MIMCByteEnable[0:15]
PPC440MC<Port_Num>_MCMIReadData[0:127]
PPC440MC<Port_Num>_MCMIReadDataValid
PPC440MC<Port_Num>MCMIAddrReadytoAccept
Notes:
1. The MPMC supports 32 bits [4:35] of address only.
Input
Input
Input
Input
Input
Input
Output
Output
Output
Initial
Status
x
x
x
x
x
x
0
0
0
Description
PPC440MC read not write signal.
PPC440MC address bus.
PPC440MC address valid identifier.
PPC440MC write data bus.
PPC440MC write data valid identifier.
PPC440MC byte enables.
PIM read data bus.
PIM read data valid.
PIM ready to accept address indicator.
DS643 February 22, 2013
www.xilinx.com
26
Product Specification