English
Language : 

C8051F970-A-GM Datasheet, PDF (90/454 Pages) Silicon Laboratories – Low Power Capacitive Sensing MCU with up to 32 kB of Flash
C8051F97x
Register 13.6. EIP2: Extended Interrupt Priority 1
Bit
7
6
5
4
3
2
1
0
Name PI2C0 PCSEOS PCSDC PCSCPT PMAC0 PRTC0F PMAT Reserved
Type
RW
RW
RW
RW
RW
RW
RW
RW
Reset
0
0
0
0
0
0
0
0
SFR Page = 0xF; SFR Address: 0xF7
Table 13.7. EIP2 Register Bit Descriptions
Bit
Name
Function
7
PI2C0 I2C0 Slave Interrupt Priority Control.
0: I2C0 Slave interrupts set to low priority level.
1: I2C0 Slave interrupts set to high priority level.
6
PCSEOS Capacitive Sense End of Scan Interrupt Priority Control.
This bit sets the priority of the Capacitive Sense End of Scan interrupt.
0: Capacitive Sense End of Scan interrupt set to low priority level.
1: Capacitive Sense End of Scan interrupt set to high priority level.
5
PCSDC Capacitive Sense Digital Comparator Interrupt Priority Control.
This bit sets the priority of the Capacitive Sense Digital Comparator interrupt.
0: Capacitive Sense Digital Comparator interrupt set to low priority level.
1: Capacitive Sense Digital Comparator interrupt set to high priority level.
4
PCSCPT Capacitive Sense Conversion Complete Interrupt Priority Control.
This bit sets the priority of the Capacitive Sense Conversion Complete interrupt.
0: Capacitive Sense Conversion Complete interrupt set to low priority level.
1: Capacitive Sense Conversion Complete interrupt set to high priority level.
3
PMAC0 MAC0 Interrupt Priority Control.
0: MAC0 interrupts set to low priority level.
1: MAC0 interrupts set to high priority level.
2
PRTC0F RTC Oscillator Fail Interrupt Priority Control.
This bit sets the priority of the RTC Alarm interrupt.
0: RTC Alarm interrupt set to low priority level.
1: RTC Alarm interrupt set to high priority level.
1
PMAT Port Match Interrupt Priority Control.
This bit sets the priority of the Port Match Event interrupt.
0: Port Match interrupt set to low priority level.
1: Port Match interrupt set to high priority level.
0
Reserved Must write reset value.
90
Rev 1.0