MMC2107 Datasheet, PDF (519/618 Pages) –

Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Bus Monitor
CLKOUT
INTERNAL CYCLE
EXTERNAL WRITE
R/W
A{22:0], TSIZ[1:0]
D[31:0]
A1
A2
SHOW
DATA
D1
D2
SHS
CSE[1:0]
00
CS
OE
EB[3:0]
TA, TEA
Figure 19-6. Internal (Show) Cycle Followed by External 1-Clock Write
19.10 Bus Monitor
The bus monitor can be set detects excessively long bus access
termination response times. Whenever an undecoded address is
accessed or a peripheral is inoperative, the access is not terminated and
the bus is potentially locked up while it waits for the required response.
The bus monitor monitors the cycle termination response times during a
bus cycle. If the cycle termination response time exceeds a programmed
count, the bus monitor asserts an internal bus error.
The bus monitor monitors the cycle termination response time (in system
clock cycles) by using a programmable maximum allowable response
period. There are four selectable response time periods for the bus
monitor, selectable among 8, 16, 32, and 64 system clock cycles. The
periods are selectable with the BMT[1:0] field in the chip configuration
module CCR. The programmability of the timeout allows for varying
external peripheral response times. The monitor is cleared and restarted
MMC2107 – Rev. 2.0
MOTOROLA
External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
519