MMC2107 Datasheet, PDF (454/618 Pages) –

Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
to have the pause bit set, to show the similarities of pause and
end-of-queue as terminations of queue execution.
Trigger events are described in Table 18-13.
Table 18-13. Trigger Events
Trigger
Events
T1
Events that trigger queue 1 execution (external trigger, software-initiated
single-scan enable bit, or completion of the previous continuous loop)
Events that trigger queue 2 execution (external trigger, software-initiated
T2 single-scan enable bit, timer period/interval expired, or completion of the
previous continuous loop)
When a trigger event causes a CCW execution in progress to be
aborted, the aborted conversion is shown as a ragged end of a
shortened CCW rectangle.
The situation diagrams also show when key status bits are set.
Table 18-14 describes the status bits.
Table 18-14. Status Bits
Bit
Function
CF flag
Set when the end of the queue is reached
PF flag
Set when a queue completes execution up through a pause bit
Trigger overrun Set when a new trigger event occurs before the queue is finished
error (TOR) serving the previous trigger event
Below the queue execution flows are three sets of blocks that show the
status information that is made available to the software. The first two
rows of status blocks show the condition of each queue as:
• Idle
• Active
• Pause
• Suspended (queue 2 only)
• Trigger pending
The third row of status blocks shows the 4-bit QS status register field that
encodes the condition of the two queues. Two transition status cases,
Technical Data
454
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA