MMC2107 Datasheet, PDF (242/618 Pages) –

Clock Module
Freescale Semiconductor, Inc.
Table 10-8. Stop Mode Operation (Sheet 3 of 3)
MODE
In
Expected PLL
Action at Stop
PLL Action
During Stop
MODE
Out
Comments
—
NRM
‘LK 1 ‘LC
Lose clock
NRM 1 1 0 On On 1
—
Lose lock
RESET
Unstable NRM
— — — Reset immediately
0 0–>1 ‘LC
Lose lock, regain NRM
0
1 ‘LC
—
NRM
NRM 1 1 1 On On X
—
Lose clock or lock RESET
‘LK 1 ‘LC
— — — Reset immediately
—
REF
REF 1 0 0 X X X
—
Lose reference clock Stuck
0
X
1
———
SCM 1 0 0 Off X 0 PLL disabled Regain SCM
SCM
0
0
1 Wakeup without lock
SCM 1 0 0 Off X 1 PLL disabled Regain SCM
SCM
0
0
1
—
SCM
SCM 1 0 0 On On 0
—
Lose reference clock SCM
0
0
1 Wakeup without lock
—
SCM
SCM 1 0 0 On On 1
—
Lose reference clock SCM
0
0
1
PLL = PLL enabled during STOP mode. PLL = On when STPMD[1:0] = 00 or 01
OSC = OSC enabled during STOP mode. OSC = On when STPMD[1:0] = 00, 01, or 10
MODES
NRM = normal PLL crystal clock reference or normal PLL external reference or PLL 1:1 mode. During PLL 1:1 or normal
external reference mode, the oscillator is never enabled. Therefore, during these modes, refer to the OSC = On
case regardless of STPMD values.
EXT = external clock mode
REF = PLL reference mode due to losing PLL clock or lock from NRM mode
SCM = PLL self-clocked mode due to losing reference clock from NRM mode
RESET = immediate reset
LOCKS
‘LK = expecting previous value of LOCKS before entering stop
0–>‘LK = current value is 0 until lock is regained which then will be the previous value before entering stop
0–> = current value is 0 until lock is regained but lock is never expected to regain
LOCS
‘LC = expecting previous value of LOCS before entering stop
1–>‘LC = current value is 1 until clock is regained which then will be the previous value before entering stop
1–> = current value is 1 until clock is regained but CLK is never expected to regain
10.8.4.2 Loss-of-Clock Reset
When a loss-of-clock condition is recognized, reset is asserted if the
LOCRE bit in SYNCR is set. The LOCS bit in SYNSR is cleared after
reset. Therefore, the LOC bit must be read in RSR to determine that a
loss of clock condition occurred. LOCRE has no effect in external clock
mode.
To exit reset in PLL mode, the reference must be present, and the PLL
must acquire lock.
Technical Data
242
Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA