MMC2107 Datasheet, PDF (48/618 Pages) –

Freescale Semiconductor, Inc.
General Description
• General-purpose input/output (GPIO):
– Up to 72 bits of GPIO
– Coherent 32-bit control
– Bit manipulation supported via set/clear functions
– Unused peripheral pins may be used as extra GPIO.
– Reduced drive control
• M•CORE to IPbus interface:
– Complete interfacing between the M•CORE bus and the IPbus
peripheral bus
– Minimum of three clocks for peripheral bus access
– Data alignment and data width conversion between the
M•CORE 32-bit data bus and the IPbus peripheral data buses
• External interface:
– Provides for direct support of asynchronous random-access
memory (RAM), read-only memory (ROM), and FLASH
– Support interfacing to 16-bit and 32-bit data buses
– 32-bit external bidirectional data bus
– 23-bit address bus
– Four chip selects
– Byte/write enables
– Ability to boot from internal or external memories
– Internal bus activity is visible via show-cycle mode
– Special chip selects support replacement of GPIO with
external logic (port replacement logic)
– Emulation of internal page mode FLASH support
• Joint Test Action Group (JTAG) support for system-level board
testing
1.4 Block Diagram
The basic structure of the MMC2107 is shown in Figure 1-1.
Technical Data
48
General Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA