MMC2107 Datasheet, PDF (102/618 Pages) –

Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Table 3-7. Configuration During Reset⁽¹⁾
Pin(s) Affected
Default
Override Pins
Configuration _{in Reset}^(2),(3)
Function
D[26,17:16]
Chip Mode Selected
D[31:0], SHS, TA, TEA,
CSE[1:0], TC[2:0], OE,
A[22:0], EB[3:0], CS[3:0]
V_DD, V_DD,
RCON0
111
Master mode
110
Single-chip mode
10X
FAST mode
0XX
Emulation mode
D[19:18]
Boot Device
CS[1:0]
RCON[3:2]
X0
Internal with 32-bit port
01
External with 16-bit port
11
External with 32-bit port
D21
Output Pad Drive Strength
All output pins
RCON5
0
Default strength
1
Full strength
V_DDSYN, D[23:22]
Clock Mode
Clock mode
V_DDSYN,
RCON[7:6]
0XX
External clock mode (PLL disabled)
10X
1:1 PLL mode
110
Normal PLL mode with external clock reference
111
Normal PLL mode w/crystal oscillator reference
Internal FLASH
configuration
V_DD
D28
Module Configuration
1
Internal FLASH enabled
0
Internal FLASH disabled
1. Modifying the default configurations is possible only if the external RCON pin is asserted.
2. The D[31:29, 27, 25:24, 20, 15:0] pins do not affect reset configuration.
3. The external reset override circuitry drives the data bus pins with the override values while RSTOUT is asserted. It must
stop driving the data bus pins within one CLKOUT cycle after RSTOUT is negated. To prevent contention with the external
reset override circuitry, the reset override pins are forced to inputs during reset and do not become outputs until at least
one CLKOUT cycle after RSTOUT is negated.
Technical Data
102
Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA