MMC2107 Datasheet, PDF (446/618 Pages) –

Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.9.2.3 External Multiplexed Address Configuration
The QADC can drive external multiplexed addresses. If configured to
drive external addresses, the external address pins MA[1:0] will function
as address pins and will not maintain analog input functions in external
address mode.
18.9.3 Analog Subsystem
This section describes the QADC analog subsystem, which includes the
front-end analog multiplexer and analog-to-digital converter.
18.9.3.1 Analog-to-Digital Converter Operation
The analog subsystem consists of the path from the input pins to the A/D
converter block. Signals from the queue control logic are fed to the
multiplexer and state machine. The end-of-conversion (EOC) signal and
the successive-approximation register (SAR) reflect the result of the
conversion. Figure 18-19 shows a block diagram of the QADC analog
subsystem.
NOTE: The following description assumes the use of a buffer amplifier.
18.9.3.2 Conversion Cycle Times
Total conversion time is made up of initial sample time, final sample time,
and resolution time. Initial sample time refers to the time during which the
selected input channel is coupled through the buffer amplifier to the
sample capacitor. This buffer is used to quickly reproduce its input signal
on the sample capacitor and minimize charge sharing errors. During the
final sampling period the amplifier is bypassed, and the multiplexer input
charges the sample capacitor array directly for improved accuracy.
During the resolution period, the voltage in the sample capacitor is
converted to a digital value and stored in the SAR.
Initial sample time is fixed at two QCLK cycles. Final sample time can be
2, 4, 8, or 16 QCLK cycles, depending on the value of the IST field in the
CCW. Resolution time is 10 QCLK cycles.
Technical Data
446
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA