MMC2107 Datasheet, PDF (263/618 Pages) –

Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
Interrupt/General-Purpose I/O Pin Descriptions
12.3.2 Stop Mode
In stop mode, there are no clocks available to perform the edge-detect
function. Only the level-detect logic is active (if configured) to allow any
low level on the external interrupt pin to generate an interrupt (if enabled)
to exit stop mode.
NOTE: The input pin synchronizer is bypassed for the level-detect logic since no
clocks are available.
12.4 Interrupt/General-Purpose I/O Pin Descriptions
All pins default to general-purpose input pins at reset. The pin value is
synchronized to the rising edge of CLKOUT when read from the EPORT
pin data register (EPPDR). The values used in the edge/level detect
logic are also synchronized to the rising edge of CLKOUT. These pins
use Schmitt triggered input buffers which have built in hysteresis
designed to decrease the probability of generating false edge-triggered
interrupts for slow rising and falling input signals.
12.5 Memory Map and Registers
This subsection describes the memory map and register structure.
12.5.1 Memory Map
Refer to Table 12-1 for a description of the EPORT memory map. The
EPORT has a base address of 0x00c6_0000.
Table 12-1. Edge Port Module Memory Map
Address
Bits 15–8
Bits 7–0
Access⁽¹⁾
0x00c6_0000
EPORT pin assignment register (EPPAR)
S
0x00c6_0002
EPORT data direction register (EPDDR)
EPORT interrupt enable register (EPIER)
S
0x00c6_0004
EPORT data register (EPDR)
EPORT pin data register (EPPDR)
S/U
0x00c6_0006
EPORT flag register (EPFR)
Reserved⁽²⁾
S/U
1. S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor
only addresses have no effect and result in a cycle termination transfer error.
2. Writing to reserved address locations has no effect, and reading returns 0s.
MMC2107 – Rev. 2.0
MOTOROLA
Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
263