CP3BT23_14 Datasheet, PDF (40/324 Pages) Texas Instruments – CP3BT23 Reprogrammable Connectivity Processor with Bluetooth and Dual CAN Interfaces

CP3BT23
SNOSCX3A – JULY 2013 – REVISED JANUARY 2014
www.ti.com
5. Wait until the FMFULL bit becomes clear.
6. Repeat steps 4 and 5 for additional words.
7. Wait until the FMBUSY bit becomes clear again.
8. Check the programming error (PERR) bit in the FMSTAT or FSMSTAT register to confirm successful
programming.
9. Clear the Program Enable (PE) bit.
8.3.7 Information Block Write
Writing is only allowed when global write protection is disabled. Writing by the CPU is only allowed when
the write enable bit is set for the sector which contains the word to be written. The CPU cannot write
Information Block 0. Only word-wide write access to word-aligned addresses is supported. The following
steps are performed to write a word:
1. Verify that the Flash Memory Busy (FMBUSY) bit in the FMSTAT or FSMSTAT register is clear.
2. Prevent accesses to the flash memory while the write is in progress.
3. Set the Program Enable (PE) bit in the FMCTRL or FSMCTRL register.
4. Write the desired target address into the FMIBAR or FSMIBAR register.
5. Write the data word into the FMIBDR or FSMIBDR register. This starts a new pipelined programming
sequence. The FMBUSY bit becomes set while the write operation is in progress. The FMFULL bit in
the FMSTAT or FSMSTAT register becomes set if a previous write operation is still in progress.
6. Wait until the FMFULL bit becomes clear.
7. Repeat steps 4 through 6 for additional words.
8. Wait until the FMBUSY bit becomes clear again.
9. Check the programming error (PERR) bit in the FMSTAT or FSMSTAT register to confirm successful
programming.
10. Clear the Program Enable (PE) bit.
8.4 INFORMATION BLOCK WORDS
Two words in the information blocks are dedicated to hold settings that affect the operation of the system:
the Function Word in Information Block 0 and the Protection Word in Information Block 1.
8.4.1 Function Word
The Function Word resides in the Information Block 0 at address 07Eh. At reset, the Function Word is
copied into the FMAR0 register.
15
0
Reserved
40
Flash Memory
Submit Documentation Feedback
Product Folder Links: CP3BT23
Copyright © 2013–2014, Texas Instruments Incorporated