English
Language : 

CP3BT23_14 Datasheet, PDF (194/324 Pages) Texas Instruments – CP3BT23 Reprogrammable Connectivity Processor with Bluetooth and Dual CAN Interfaces
CP3BT23
SNOSCX3A – JULY 2013 – REVISED JANUARY 2014
www.ti.com
The trigger for DMA may also trigger an interrupt if the corresponding enable bits in the CVCTRL register
is set. Therefore care must be taken when setting the desired interrupt and DMA enable bits. The
following conditions must be avoided:
• Setting the PCMINT bit and either of the DMAPO or DMAPI bits.
• Setting the CVSDINT bit and either of the DMACO or DMACI bits.
20.8 FREEZE
The CVSD/PCM module provides support for an In-SystemEmulator by means of a special FREEZE input.
While FREEZE is asserted the module will exhibit the following behavior:
• CVSD In FIFO will not have data removed by the converter core.
• CVSD Out FIFO will not have data added by the converter core.
• PCM Out buffer will not be updated by the converter core.
• The Clear-on-Read function of the following status bits in the CVSTAT register is disabled:
– PCMINT
– CVE
– CVF
20.9 CVSD/PCM CONVERTER REGISTERS
Table 20-1 lists the CVSD/PCM registers.
Name
CVSDIN
CVSDOUT
PCMIN
PCMOUT
LOGIN
LOGOUT
LINEARIN
LINEAROUT
CVCTRL
CVSTAT
Table 20-1. CVSD/PCM Registers
Address
FF FC20h
FF FC22h
FF FC24h
FF FC26h
FF FC28h
FF FC2Ah
FF FC2Ch
FF FC2Eh
FF FC30Eh
FF FC32Eh
Description
CVSD Data Input Register
CVSD Data Output Register
PCM Data Input Register
PCM Data Output Register
Logarithmic PCM Data Input Register
Logarithmic PCM Data Output Register
Linear PCM Data Input Register
Linear PCM Data Output Register
CVSD Control Register
CVSD Status Register
20.9.1 CVSD Data Input Register (CVSDIN)
The CVSDIN register is a 16-bit wide, write-only register. It is used to write CVSD data into the CVSD to
PCM converter FIFO. The FIFO is 8 words deep. The CVSDIN bit 15 represents the CVSD data bit at t =
t0, CVSDIN bit 0 represents the CVSD data bit at t = t0 250 ms.
15
0
CVSDIN
20.9.2 CVSD Data Output Register (CVSDOUT)
The CVSDOUT register is a 16-bit wide read-only register. It is used to read the CVSD data from the PCM
to CVSD converter. The FIFO is 8 words deep. Reading the CVSDOUT register after reset returns
undefined data.
15
0
CVSDOUT
194 CVSD/PCM Conversion Module
Submit Documentation Feedback
Product Folder Links: CP3BT23
Copyright © 2013–2014, Texas Instruments Incorporated