CP3BT23_14 Datasheet, PDF (271/324 Pages) Texas Instruments – CP3BT23 Reprogrammable Connectivity Processor with Bluetooth and Dual CAN Interfaces

CP3BT23
www.ti.com
SNOSCX3A – JULY 2013 – REVISED JANUARY 2014
27 Register Map
Table 27-1 is a detailed memory map showing the specific memory address of the memory, I/O ports, and
registers. The table shows the starting address, the size, and a brief description of each memory block
and register. For detailed information on using these memory locations, see the applicable sections in the
data sheet.
All addresses not listed in the table are reserved and must not be read or written. An attempt to access an
unlisted address will have unpredictable results.
Each byte-wide register occupies a single address and can be accessed only in a byte-wide transaction.
Each wordwide register occupies two consecutive memory addresses and can be accessed only in a
word-wide transaction. Both the byte-wide and word-wide registers reside at word boundaries (even
addresses). Therefore, each byte-wide register uses only the lowest eight bits of the internal data bus.
Most device registers are read/write registers. However, some registers are read-only or write-only, as
indicated in the table. An attempt to read a write-only register or to write a read-only register will have
unpredictable results.
When software writes to a register in which one or more bits are reserved, it must write a zero to each
reserved bit unless indicated otherwise in the description of the register. Reading a reserved bit returns an
undefined value.
Register Name
Size
PLN
Byte
WHITENING_CHANNEL_S Byte
ELECTION
SINGLE_FREQUENCY_SE Byte
LECTION
LN_BT_CLOCK_0
Byte
LN_BT_CLOCK_
Byte
LN_BT_CLOCK_2
Byte
LN_BT_CLOCK_3
Byte
RX_CN
Byte
TX_CN
Byte
AC_ACCEPTLVL
Word
LAP_ACCEPTLVL
Byte
RFSYNCH_DELAY
Byte
SPI_READ
Word
SPI_MODE_CONFIG
Byte
M_COUNTER_0
Byte
M_COUNTER_
Byte
M_COUNTER_2
Byte
N_COUNTER_0
Byte
N_COUNTER_
Byte
BT_CLOCK_WR_0
Byte
BT_CLOCK_WR_
Byte
BT_CLOCK_WR_2
Byte
BT_CLOCK_WR_3
Byte
WTPTC_1SLOT
Word
WTPTC_3SLOT
Word
WTPTC_5SLOT
Word
Table 27-1. Detailed Device Mapping
Address
Access Type
Bluetooth LLC Registers
0E F180h
Write-Only
0E F181h
Write-Only
Value After Reset
0E F182h
Write-Only
0E F198h
0E F199h
0E F19Ah
0E F19Bh
0E F19Ch
0E F19Dh
0E F19Eh
0E F1A0h
0E F1A1h
0E F1A2h
0E F1A4h
0E F1A6h
0E F1A7h
0E F1A8h
0E F1AAh
0E F1ABh
0E F1ACh
0E F1ADh
0E F1AEh
0E F1AFh
0E F1B0h
0E F1B2h
0E F1B4h
Read-Only
Read-Only
Read-Only
Read-Only
Read-Only
Read-Only
Write-Only
Write-Only
Write-Only
Read-Only
Write-Only
Read/Write
Read/Write
Read/Write
Write-Only
Write-Only
Write-Only
Write-Only
Write-Only
Write-Only
Write-Only
Write-Only
Write-Only
Comments
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CP3BT23
Register Map 271