CP3BT23_14 Datasheet, PDF (37/324 Pages) Texas Instruments – CP3BT23 Reprogrammable Connectivity Processor with Bluetooth and Dual CAN Interfaces

CP3BT23
www.ti.com
SNOSCX3A – JULY 2013 – REVISED JANUARY 2014
8.2 FLASH MEMORY ORGANIZATION
Each of the flash memories are divided into main blocks and information blocks. The main blocks hold the
code or data used by application software. The information blocks hold factory parameters, protection
settings, and other device specific data. The main blocks are mapped into the CPU address space. The
information blocks are accessed indirectly through a register-based interface. Separate sets of registers
are provided for accessing flash program memory (FM registers) and flash data memory (FSM registers).
The flash program memory consists of two main blocks and two data blocks, as shown in Table 8-2. The
flash data memory consists of one main block and one information block.
Name
Main Block 0
Information Block 0
Main Block 1
Information Block 1
Main Block 2
Information Block 2
Table 8-2. Flash Memory Blocks
Address Range
00 0000h–01 FFFFh (CPU address space)
000h–07Fh (address register)
02 0000h–03 FFFFh (CPU address space)
080h–0FFh (address register)
0D 0000h–0D 1FFFh (CPU address space)
000h–07Fh (address register)
Function
Flash Program Memory
Function Word, Factory Parameters
Flash Program Memory
Protection Word, User Data
Flash Data Memory
User Data
8.2.1 Main Block 0 and 1
Main Block 0 and Main Block 1 hold the 256K-byte program space, which consists of the Boot Area and
Code Area. Each block consists of sixteen 8K-byte sections. Write access by the CPU to Main Block 0
and Main Block 1 is controlled by the corresponding bits in the FM0WER and FM1WER registers,
respectively. The least significant bit in each register controls the section at the lowest address.
8.2.2 Information Block 0
Information Block 0 contains 128 bytes, of which one 16-bit word has a dedicated function, called the
Function Word. The Function Word resides at address 07Eh. The remaining Information Block 0 locations
are used to hold factory parameters.
Software only has read access to Information Block 0 through a register-based interface. The Function
Word and the factory parameters are protected against CPU writes. Table 8-3 shows the structure of
Information Block 0.
Name
Function Word
Other (Used for Factory
Parameters)
Table 8-3. Information Block 0
Address Range
07Eh–07Fh
000h–07Dh
Read Access
Yes
Write Access
No
8.2.3 Information Block 1
Information Block 1 contains 128 bytes, of which one 16-bit word has a dedicated function, called the
Protection Word. The Protection Word resides at address 0FEh. It controls the global protection
mechanisms and the size of the Boot Area. The Protection Word can be written by the CPU, however the
changes only become valid after the next device reset. The remaining Information Block 1 locations can
be used to store other user data. Erasing Information Block 1 also erases Main Block 1. Table 8-4 shows
the structure of the Information Block 1.
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CP3BT23
Flash Memory
37