CP3BT23_14 Datasheet, PDF (285/324 Pages) Texas Instruments – CP3BT23 Reprogrammable Connectivity Processor with Bluetooth and Dual CAN Interfaces

CP3BT23
www.ti.com
SNOSCX3A – JULY 2013 – REVISED JANUARY 2014
Table 28-9. Flash Data Memory Interface Registers
Flash Data
Memory
Interface
Registers
FSMIBAR
FSMIBDR
FSM0WER
FSM1WER
FSM2WER
FSM3WER
FSMCTRL
FSMSTAT
FSMPSR
FSMSTART
FSMTRAN
FSMPROG
FSMPERASE
FSMMERASE0
FSMEND
FSMMEND
FSMRCV
FSMAR0
FSMAR
FSMAR2
15
14
13
WRPROT
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
RDPROT
IBD
FM0WE
FM1WE
FM2WE
FM3WE
MER
Reserved
ISPE
CADR15:0
IBA
PER
PE
IENP DIS VRF Res. CWD
ROG
DE RR FM FULL FM PE RR
BUSY
FTDIV
FTSTART
FTTRAN
FTPROG
FTPER
FTMER
FTEND
FTMEND
FTRCV
EMPTY
BOOTAREA
LOW
PRW
EE RR
Res.
Table 28-10. CVSD/PCM Registers
CVSD/PCM
Registers
15
CVSDIN
CVSDOUT
PCMIN
PCMOUT
LOGIN
LOGOUT
LINEARIN
LINEAROUT
CVCTRL
CVSTAT
CVTEST
CVRADD
CVRDAT
CVDECOUT
CVENCIN
CVENCPR
14
13
Reserved
Reserved
12
11
10
9
8
7
6
5
4
3
2
1
0
CVSDIN
CVSDOUT
PCMIN
PCMOUT
Reserved
LOGIN
Reserved
LOGOUT
LINEARIN
LINEAROUT
PCM CO
NV
CVSD CONV
DMA PI DMA PO DMA CI DMA CO
CVS
DER
RINT
CVS PCM INT CLK EN
DINT
CVOUTST
CVINST
CVF
CVE PCM INT CVN F
Reserved
TEST_V ENC_IN DEC_EN RT
AL
Reserved
CVRADD
CVRDAT
CVDECOUT
CVENCIN
CVENCPRT
CV EN
CV NE
TB
Table 28-11. CLK3RES Registers
CLK3RES
Registers
CRCTRL
PRSFC
PRSSC
PRSAC
7
6
Reserved
Reserved
5
POR
MODE
ACDIV2
4
ACE2
3
ACE
SCDIV
2
PLLPWD
FCDIV
1
FCLK
ACDIV1
0
SCLK
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CP3BT23
Register Bit Fields 285
Detailed Device Mapping