English
Language : 

HD6413007F20 Datasheet, PDF (672/798 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Appendix B Internal I/O Registers
Address
(Low)
Data
Register Bus
Name Width Bit 7
Bit 6
Bit 5
Register Name
Bit 4 Bit 3 Bit 2
H'FFFE0 ADDRAH 8
AD9 AD8 AD7 AD6 AD5 AD4
H'FFFE1 ADDRAL 8
AD1 AD0 ⎯
⎯
⎯
⎯
H'FFFE2 ADDRBH 8
AD9 AD8 AD7 AD6 AD5 AD4
H'FFFE3 ADDRBL 8
AD1 AD0 ⎯
⎯
⎯
⎯
H'FFFE4 ADDRCH 8
AD9 AD8 AD7 AD6 AD5 AD4
H'FFFE5 ADDRCL 8
AD1 AD0 ⎯
⎯
⎯
⎯
H'FFFE6 ADDRDH 8
AD9 AD8 AD7 AD6 AD5 AD4
H'FFFE7 ADDRDL 8
AD1 AD0 ⎯
⎯
⎯
⎯
H'FFFE8 ADCSR 8
ADF ADIE ADST SCAN CKS CH2
H'FFFE9 ADCR 8
TRGE ⎯
⎯
⎯
⎯
⎯
Legend:
WDT: Watchdog timer
TPC: Programmable timing pattern controller
SCI: Serial communication interface
Bit 1
AD3
⎯
AD3
⎯
AD3
⎯
AD3
⎯
CH1
⎯
Bit 0
AD2
⎯
AD2
⎯
AD2
⎯
AD2
⎯
CH0
⎯
Module
name
A/D
converter
Notes: 1. For write access to TCSR, TCNT, and RSTCSR, see section 12.2.4, Notes on Register
Access.
2. The address depends on the output trigger setting.
Rev.5.00 Sep. 12, 2007 Page 642 of 764
REJ09B0396-0500