|
HD64F3039F18 Datasheet, PDF (595/710 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Series | |||
|
◁ |
5. Bit manipulation instructions
Appendix A Instruction Set
Addressing Mode and
Instruction Length (bytes)
No. of
States*1
Mnemonic
Operation
BSET #xx:3, Rd
B (#xx:3 of Rd8) â 1
2
BSET #xx:3, @ERd B (#xx:3 of @ERd) â 1
4
BSET #xx:3, @aa:8 B (#xx:3 of @aa:8) â 1
4
BSET Rn, Rd
B (Rn8 of Rd8) â 1
2
BSET Rn, @ERd
B (Rn8 of @ERd) â 1
4
BSET Rn, @aa:8
B (Rn8 of @aa:8) â 1
4
BCLR #xx:3, Rd
B (#xx:3 of Rd8) â 0
2
BCLR #xx:3, @ERd B (#xx:3 of @ERd) â 0
4
BCLR #xx:3, @aa:8 B (#xx:3 of @aa:8) â 0
4
BCLR Rn, Rd
B (Rn8 of Rd8) â 0
2
BCLR Rn, @ERd
B (Rn8 of @ERd) â 0
4
BCLR Rn, @aa:8
B (Rn8 of @aa:8) â 0
4
BNOT #xx:3, Rd
B (#xx:3 of Rd8) â
2
¬ (#xx:3 of Rd8)
BNOT #xx:3, @ERd B (#xx:3 of @ERd) â
4
¬ (#xx:3 of @ERd)
BNOT #xx:3, @aa:8 B (#xx:3 of @aa:8) â
4
¬ (#xx:3 of @aa:8)
BNOT Rn, Rd
B (Rn8 of Rd8) â
2
¬ (Rn8 of Rd8)
BNOT Rn, @ERd
B (Rn8 of @ERd) â
4
¬ (Rn8 of @ERd)
BNOT Rn, @aa:8
B (Rn8 of @aa:8) â
4
¬ (Rn8 of @aa:8)
BTST #xx:3, Rd
B ¬ (#xx:3 of Rd8) â Z
2
BTST #xx:3, @ERd B ¬ (#xx:3 of @ERd) â Z
4
BTST #xx:3, @aa:8 B ¬ (#xx:3 of @aa:8) â Z
4
BTST Rn, Rd
B ¬ (Rn8 of @Rd8) â Z
2
BTST Rn, @ERd
B ¬ (Rn8 of @ERd) â Z
4
BTST Rn, @aa:8
B ¬ (Rn8 of @aa:8) â Z
4
BLD #xx:3, Rd
B (#xx:3 of Rd8) â C
2
Condition Code
I HNZVC
ââââââ
2
ââââââ
8
ââââââ
8
ââââââ
2
ââââââ
8
ââââââ
8
ââââââ
2
ââââââ
8
ââââââ
8
ââââââ
2
ââââââ
8
ââââââ
8
ââââââ
2
ââââââ
8
ââââââ
8
ââââââ
2
ââââââ
8
ââââââ
8
âââ ââ
2
âââ ââ
6
âââ ââ
6
âââ ââ
2
âââ ââ
6
âââ ââ
6
âââââ
2
Rev.3.00 Mar. 26, 2007 Page 571 of 682
REJ09B0353-0300
|
▷ |